The dirty-block index

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2014, Pages 157-168

  Seshadri, Vivek ^a   Bhowmick, Abhishek ^a   Mutlu, Onur ^a   Gibbons, Phillip B ^b   Kozuch, Michael A ^b   Mowry, Todd C ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; ENERGY UTILIZATION;

CACHE OPTIMIZATION; COHERENCE INFORMATION; LOOKUPS; ON-CHIP CACHE;

METADATA;

EID: 84905489284     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2014.6853204     Document Type: Conference Paper

References (60)

1. CACTI 6.0. http://www.cs.utah.edu/~rajeev/cacti6/.
2. Micron Technologies, Inc., DDR3 SDRAM system-power calculator. http://www.micron.com/products/support/power-calc/.
3. SPEC CPU2006 Benchmark Suite. www.spec.org/cpu2006.
4. STREAM Benchmark. http://www.streambench.org/.
5. Intel 64 and IA-32 Architectures Software Developers Manual, volume 3A, chapter 11, page 12. April 2012.
6. Software techniques for shared-cache multi-core systems. http://software.intel.com/en-us/articles/softwaretechniques-for-shared-cache- multi-core-systems, 2012.
7. A. R. Alameldeen et al. Energy-eXcient cache design using variablestrength error-correcting codes. In ISCA, 2011.
8. R. Ausavarungnirun et al. Staged Memory Scheduling: Achieving high performance and scalability in heterogeneous systems. In ISCA, 2012.
9. R. Baumann. Soft errors in advanced computer systems. IEEE Design Test of Computers, 22(3):258-266, 2005.
10. L. A. Belady. A study of replacement algorithms for a virtual-storage computer. IBM Systems Journal, 5(2):78-101, 1966.
11. K. Chang et al. Enabling eXcient dynamic resizing of large DRAM caches via a hardware consistent hashing mechanism. Technical Report Safari TR 2013-001, Carnegie Mellon University, 2013.
12. J. D. Collins and D. M. Tullsen. Hardware identiVcation of cache conWict misses. In MICRO, 1999.
13. J. Condit et al. Better I/O through byte-addressable, persistent Memory. In SOSP, 2009.
14. R. Das et al. Application-aware prioritization mechanisms for on-chip networks. In MICRO, 2009.
15. S. Eyerman and L. Eeckhout. System-level performance metrics for multiprogram workloads. IEEE Micro, 2008.
16. L. Fan et al. Summary Cache: A scalable wide-area web cache sharing protocol. IEEE/ACM ToN, 8(3):281-293, June 2000.
17. E. G. Hallnor and S. K. Reinhardt. A fully associative software managed cache design. In ISCA, 2000.
18. A. Jaleel et al. Adaptive insertion policies for managing shared caches. In PACT, 2008.
19. A. Jaleel et al. High performance cache replacement using re-reference interval prediction (RRIP). In ISCA, 2010.
20. JEDEC. DDR3 SDRAM, JESD79-3F, 2012.
21. M. Jeon. Reducing DRAM row activations with eager writeback. Masters thesis, Rice University, 2012.
22. S. M. Khan et al. Improving multi-core performance using mixed-cell cache architecture. In HPCA, 2013.
23. S. Kim. Area-eXcient error protection for caches. In DATE, 2006.
24. Y. Kim et al. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In HPCA, 2010.
25. Y. Kim et al. Thread Cluster Memory Scheduling: Exploiting diUerences in memory access behavior. In MICRO, 2010.
26. Y. Kim et al. A case for exploiting subarray-level parallelism (SALP) in DRAM. In ISCA, 2012.
27. C. J. Lee et al. DRAM-aware last-level cache writeback: Reducing write-caused interference in memory systems. Technical Report TRHPS-2010-2, University of Texas at Austin, 2010.
28. H. S. Lee et al. Eager writeback-a technique for improving bandwidth utilization. In MICRO, 2000.
29. L. Li et al. Soft Error and Energy Consumption Interactions : A Data Cache Perspective. In ISLPED, 2004.
30. G. Liu. ECC-Cache: A novel low power scheme to protect large-capacity L2 caches from transient faults. IAS, 2009.
31. G. H. Loh and M. D. Hill. EXciently enabling conventional block sizes for very large die-stacked DRAM caches. In MICRO, 2011.
32. Kun Luo et al. Balancing thoughput and fairness in SMT processors. In ISPASS, 2001.
33. G. Memik et al. Just Say No: BeneVts of early cache miss determination. In HPCA, 2003.
34. O. Mutlu and T. Moscibroda. Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems. In ISCA, 2008.
35. C. Natarajan et al. A study of performance impact of memory controller features in multi-processor server environment. In WMPI, 2004.
36. K. J. Nesbit et al. Fair queuing memory systems. In MICRO, 2006.
37. M. S. Papamarcos and J. H. Patel. A low-overhead coherence solution for multiprocessors with private cache memories. In ISCA, 1984.
38. H. Patil et al. Pinpointing Representative Portions of Large Intel Itanium Programs with Dynamic Instrumentation. In MICRO, 2004.
39. G. Pekhimenko et al. Linearly Compressed Pages: A low-complexity, low-latency main memory compression framework. In MICRO, 2013.
40. M. K. Qureshi et al. The V-way cache: Demand based associativity via global replacement. In ISCA, 2005.
41. M. K. Qureshi et al. A case for MLP-aware cache replacement. In ISCA, 2006.
42. M. K. Qureshi et al. Adaptive insertion policies for high performance caching. In ISCA, 2007.
43. M. K. Qureshi and Y. N. Patt. Utility-Based Cache Partitioning: A lowoverhead, high-performance, runtime mechanism to partition shared caches. In MICRO, 2006.
44. K. Raghavendra et al. SkipCache: Miss-rate aware cache management. In PACT, 2012.
45. S. Rixner et al. Memory access scheduling. In ISCA, 2000.
46. V. Seshadri et al. The Evicted-Address Filter: A uniVed mechanism to address both cache pollution and thrashing. In PACT, 2012.
47. V. Seshadri et al. RowClone: Fast and energy-eXcient in-DRAM bulk data copy and initialization. In MICRO, 2013.
48. J. Shao and B. T. Davis. A burst scheduling access reordering mechanism. In HPCA, 2007.
49. J. Sim et al. A mostly-clean DRAM cache for eUective hit speculation and self-balancing dispatch. In MICRO, 2012.
50. A. Snavely and D. M. Tullsen. Symbiotic jobscheduling for a simultaneous multithreaded processor. In ASPLOS, 2000.
51. J. Stuecheli et al. The Virtual Write Queue: Coordinating DRAM and last-level cache policies. In ISCA, 2010.
52. P. Sweazey and A. J. Smith. A class of compatible cache consistency protocols and their support by the IEEE futurebus. In ISCA, 1986.
53. G. Tyson et al. A modiVed approach to data cache management. In MICRO, 1995.
54. Z. Wang et al. Improving writeback eXciency with decoupled last-write prediction. In ISCA, 2012.
55. Z. Wang and D. A. Jiménez. Exploiting rank idle time for scheduling last-level cache writeback. In PACT, 2011.
56. Y. Xie and G. H. Loh. PIPP: Promotion/insertion pseudo-partitioning of multi-core shared caches. In ISCA, 2009.
57. A. Yoaz et al. Speculation techniques for improving load related instruction scheduling. In ISCA, 1999.
58. D. H. Yoon and M. Erez. Flexible cache error protection using an ECC FIFO. In SC, 2009.
59. D. H. Yoon and M. Erez. Memory mapped ECC: Low-cost error protection for last level caches. In ISCA, 2009.
60. W. K. ZuravleU and T. Robinson. Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order. US Patent 5630096, 1997.