Just say no: Benefits of early cache miss determination

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn 12, Issue , 2003, Pages 307-316

  Memik, G ^a   Reinman, G ^a   Mangione Smith, W H ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Computer science; Delay; Energy consumption; Microprocessors

Indexed keywords

COMPUTER SCIENCE; ELECTRIC POWER UTILIZATION; ENERGY UTILIZATION; MEMORY ARCHITECTURE; MICROPROCESSOR CHIPS; SUPERCOMPUTERS;

CACHE STRUCTURE; DELAY; LATENCY HIDING; MEMORY HIERARCHY; MEMORY SUBSYSTEMS; MULTI-LEVEL CACHE; PERFORMANCE GAPS; PROCESSOR CORES;

COMPUTER ARCHITECTURE;

EID: 84933069131     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2003.1183548     Document Type: Conference Paper

References (16)

1. Batson, B. , T. N. Vijaykumar. Reactive associative caches. In Proceedings of 2001 International Conference on Parallel Architectures and Compilation Techniques, Sep. 2001.
2. Calder, B. , D. Grunwald. Predictive Sequential Associative Caches. In Proceedings of Second IEEE Symposium on High-Performance Computer Architecture, Feb. 1995.
3. Farkas, K. , N. D. Jouppi. Complexity/Performance Tradeoffs for Non-blocking Loads. In Proc. of 21st International Symposium on Computer Architecture, April 1994.
4. Farkas, K. , N. D. Jouppi, P. Chow. How Useful are Non-Blocking Loads, Stream Buffers, Speculative Execution in Multiple Issue Processors? In. Proc. of 1st International Symposium on High Performance Computer Architecture, Jan. 1995.
5. Hennessy, J. L. , D. A. Patterson, Computer Architecture: A Quantitative Approach. 1990, San Mateo, CA: Morgan Kaufmann.
6. Intel, Inc. Intel Itanium 2 Processor at 1. 0 GHz and 900 MHz Datasheet. Intel Document Number 250945-001, July 2002.
7. D. Kroft. Lock-up Free Instruction Fetch/Prefetch Cache Organization. In Proc. of 8th International Symposium on Computer Architecture, May 1981.
8. Moshovos, A. , G. Memik, B. Falsafi, A. Choudhary. JETTY: Snoop filtering for reduced power in SMP servers. In Proceedings of International Symposium on High Performance Computer Architecture (HPCA-7), Jan 2001, Toulouse/France.
9. Powell, M. D. , A. Agarwal, T. N. Vijaykumar, B. Falsafi, K. Roy. Reducing set-associative cache energy via way-prediction and selective direct-mapping. In Proceedings of 34th International Symposium on Microarchitecture, Dec. 2001, Austin/TX.
10. Seznec, A. , F. Lloansi. About Effective Cache Miss Penalty on Out-Of-Order Superscalar Processors. Technical report IRISA-970, November 1995.
11. Sherwood, T. , E. Perelman and B. Calder. Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications, In Proc. of Intl. Conference on Parallel Architectures and Compilation Techniques (PACT 2001), Sept 2001. Barcelona, Spain.
12. SimpleScalar LLC. SimpleScalar Home Page. http://www. simplescalar. com
13. Sohi, G. , M. Franklin. High Bandwidth Data Memory Systems for Superscalar Processors. In. Proc. of 4th International Conference on Architectural Support for Programming Languages and Operating Systems, April 1991.
14. Standard Performance Evaluation Corporation. SPEC CPU2000 V1. 2. http://www. spec. org/osg/cpu2000
15. Synopsys Inc. Synopsys Design Compiler-Overview. http://www. synopsys. com/products/logic
16. Wilton, S. , N. Jouppi. An enhanced access and cycle time model for on-chip caches. July 1995.