Area-efficient error protection for caches

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Kim, Soontae ^a  

^a University of South Florida   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ERROR CORRECTING CODE (ECC); ERROR PROTECTION SCHEME; PARITY CHECK CODES; SUPERSCALAR PROCESSORS;

CODES (SYMBOLS); ERROR ANALYSIS; ERROR CORRECTION; PROGRAM PROCESSORS;

BUFFER STORAGE;

EID: 34047170876     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. P. Hazucha and C. Svensson. Impact of CMOS technology scaling on the atmospheric neutron soft error rate. IEEE Transactions on Nuclear Science, 47(6), 2000.
2. T. Karnik, B. Bloechel, K. Soumyanath, V. De, and S. Bokar. Scaling trends of cosmic ray induced soft errors in static latches beyond 0.18μm. In Digest of Technical Papers of Symposium on VLSI Circuits, 2001.
3. N. Seifert, D. Moyer, N. Leland, and R. Hokinson. Historical trend in alpha-particle induced soft error rates of the Alpha microprocessor. IEEE Transactions on VLSI, 9(1), 2001.
4. D. C. Bossen, J. M. Tendler, and K. Reick. POWER4 system design for high reliability. IEEE Micro, March- April, 2002.
5. N. Quach. High availability and reliability in the itanium processor. IEEE Micro, Sept-Oct, 2000.
6. K. Skadron and D.W. Clark. Design issues and tradeoffs for write buffers. In Proc. International Symposium on High-Performance Computer Architecture, 1997.
7. H. S. Lee, G. S. Tyson, and M. K. Farrens. Eager writeback - a technique for improving bandwidth utilization. Proc. International Symposium on Microarchitecture, 2000.
8. J. Dean, J. Hicks, et al. Profileme: hardware support for instruction level profiling on out-of-order processors. Proc. International Symposium on Microarchitecture, 1997.
9. S. Kim and A. K. Somani. Area efficient architectures for information integrity in cache memories. In Proc. International Symposium on Computer Architecture, 1999.
10. W. Zhang, S. Gurumurthi, M. Kandemir, and A. Sivasubramaniam. ICR: in-cache replication for enhancing data cache reliability. In Proc. International Conference on Dependable Systems and Networks, 2003.
11. L. Li, V. Degalahal, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin. Soft error and energy consumption interactions: a data cache perspective. In Proc. International Symposium on Low Power Electronics and Design, 2004.
12. S. Kaxiras, Z. Hu, and M. Martonosi. Cache decay: Exploiting generational behavior to reduce leakage power. In Proc. International Symposium on Computer Architecture, 2001
13. SPEC2000 Binaries. http://www.eecs.umich.edu/~chriswe/benchmarks/ spec2000.html
14. D. Burger and T. M. Austin. The Simplescalar tool set. Computer Sciences Department Technical Report. No. 1342. University of Wisconsin, 1997.