Flexible cache error protection using an ECC FIFO

Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, SC '09

Volumn , Issue , 2009, Pages

  Yoon, Doe Hyun ^a   Erez, Mattan ^a  

^a The University of Texas at Austin   (United States)

Author keywords

Error correction; Last level caches; Reliability; Soft error

Indexed keywords

ERROR PROTECTION; OFF-CHIP; OFF-CHIP MEMORIES; ON-CHIP CACHE; ON-CHIP STORAGE; SOFT ERROR;

DYNAMIC RANDOM ACCESS STORAGE; ERROR DETECTION;

ERROR CORRECTION;

EID: 74049108627     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1654059.1654109     Document Type: Conference Paper

References (38)

1. H. Ando, K. Seki, S. Sakashita, M. Aihara, R. Kan, K. Imada, M. Itoh, M. Nagai, Y. Tosaka, K. Takahisa, and K. Hatanaka. Accelerated Testing of a 90nm SPARC64 V Microprocessor for Neutron SER. In Proc. the IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE), April 2007.
2. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC Benchmark Suite: Characterization and Architectural Implications. Technical Report TR-811-08, Princeton Univ., January 2008.
3. L. Chang, D. M. Fried, J. Hergenrother, J. W. Sleight, R. H. Dennard, R. K. Montoye, L. Sekaric, S. J. McNab, A. W. Topol, C. D. Adams, K. W. Guarini, and W. Haensch. Stable SRAM Cell Design for the 32nm Node and Beyond. In Digest of Technical Papers of Symp. VLSI Technology, June 2005.
4. C. L. Chen and M. Y. Hsiao. Error-correcting Ccodes for Semiconductor Memory Applications: A State-of-the-art Review. IBM J. Research and Development, 28(2):124-134, March 1984.
5. Digital Equipment Corporation. Alpha 21264 Microprocessor Hardware Reference Manual, July 1999.
6. G. Hamerly, E. Perelman, J. Lau, and B. Calder. SimPoint 3.0: Faster and More Flexible Program Analysis. In Proc. the Workshop on Modeling, Benchmarking and Simulation, June 2005.
7. R. W. Hamming. Error Correcting and Error Detecting Codes. Bell System Technical J., 29:147-160, April 1950.
8. M. Y. Hsiao. A Class of Optimal Minimum Odd-weight-column SEC-DED codes. IBM J. Reserach and Development, 14:395-301, 1970.
9. J. Huynh. White Paper: The AMD Athlon MP Processor with 512KB L2 Cache, May 2003.
10. S. Kaxiras, Z. Hu, and M. Martonosi. Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power. In Proc. the 28th Ann. Int'l Symp. Computer Architecture (ISCA), June-July 2001.
11. C. N. Keltcher, K. J. McGrath, A. Ahmed, and P. Conway. The AMD Opteron Processor for Multiprocessor Servers. IEEE Micro, 23(2):66-76, March-April 2003.
12. J. Kim, N. Hardavellas, K. Mai, B. Falsafi, and J. C. Hoe. Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding. In Proc. the 40th IEEE/ACM Int'l Symp. Microarchitecture (MICRO), December 2007.
13. S. Kim. Area-Efficient Error Protection for Caches. In Proc. the Conf. Design Automation and Test in Europe (DATE), March 2006.
14. S. Kim and A. K. Somani. Area Efficient Architectures for Information Integrity in Cache Memories. In Proc. the 26th Ann. Int'l Symp. Computer Architecture (ISCA), May 1999.
15. H.-H. S. Lee, G. S. Tyson, and M. K. Farrens. Eager Writeback - A Technique for Improving Bandwidth Utilization. In Proc. the 33rd annual IEEE/ACM international Symp. Microarchitecture (MICRO), November-December 2000.
16. L. Li, V. S. Degalahal, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin. Soft Error and Energy Consumption Interactions: A Data Cache Perspective. In Proc. the Int'l Symp. Low Power Electronics and Design (ISLPED), August 2004.
17. S. Lin and D. J. C. Jr. Error Control Coding: Fundamentals and Applications. Prentice-Hall, Inc., Englewood Cliffs, NJ, 1983.
18. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. SIMICS: A Full System Simulation Platform. IEEE Computer, 35:50-58, February 2002.
19. J. Maiz, S. Hareland, K. Zhang, and P. Armstrong. Characterization of Multi-Bit Soft Error Events in Advanced SRAMs. In Technical Digest of the IEEE Int'l Electron Devices Meeting (IEDM), December 2003.
20. M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood. Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset. SIGARCH Computer Architecture News (CAN), 33:92-99, November 2005.
21. K. Osada, K. Yamaguchi, and Y. Saitoh. SRAM Immunity to Cosmic-Ray-Induced Multierrors based on Analysis of an Induced Parasitic Bipolar Effect. IEEE J. Solid-State Circuits, 39:827-833, May 2004.
22. A. M. Patel and M. Y. Hsiao. An Adaptive Error Correction Scheme for Computer Memory System. In Proc. the Fall Joint Computer Conf., part I, December 1972.
23. N. Quach. High Availability and Reliability in the Itanium Processor. IEEE Micro, 20(5):61-69, Sept.-Oct. 2000.
24. I. S. Reed and G. Solomon. Polynomial Codes Over Certain Finite Fields. J. Soc. for Industrial and Applied Math., 8:300-304, June 1960.
25. N. N. Sadler and D. J. Sorin. Choosing an Error Protection Scheme for a Microprocessor's L1 Data Cache. In Proc. the Int'l Conf. Computer Design (ICCD), October 2006.
26. N. Seifert, V. Zia, and B. Gill. Assessing the Impact of Scaling on the Efficacy of Spatial Redundancy based Mitigation Schemes for Terrestrial Applications. In Proc. the IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE), April 2007.
27. C. Slayman. Cache and Memory Error Detection, Correction, and Reduction Techniques for Terrestrial Servers and Workstations. IEEE Trans. Device and Materials Reliability, 5:397- 404, September 2005.
28. Standard Performance Evaluation Corporation. SPEC CPU 2006. http://www.spec.org/cpu2006/, 2006.
29. J. Standards. JESD89 Measurement and Reporting of Alpha Particles and Terrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices, JESD89-1 System Soft Error Rate (SSER) Method and JESD89-2 Test Method for Alpha Source Accelerated Soft Error Rate, 2001.
30. Sun Microsystems Inc. OpenSPARC T2 System-On-Chip (SOC) Microarchitecture Specification, May 2008.
31. J. M. Tendler, J. S. Dodson, J. S. F. Jr., H. Le, and B. Sinharoy. POWER4 System Microarchitecture. IBM J. Research and Development, 46(1):5-25, January 2002.
32. S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi. CACTI 5.1. Technical report, HP Laboratories, April 2008.
33. D. Wang, B. Ganesh, N. Tuaycharoen, K. Baynes, A. Jaleel, and B. Jacob. DRAMsim: A Memory-System Simulator. SIGARCH Computer Architecture News (CAN), 33:100-107, September 2005.
34. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proc. the 22nd Ann. Int'l Symp. Computer Architecture (ISCA), June 1995.
35. J. Wuu, D. Weiss, C. Morganti, and M. Dreesen. The asynchronous 24MB On-Chip Level-3 Cache for a Dual-Core Itanium®-Family Processor. In Proc. the Int'l Solid-State Circuits Conf. (ISSCC), February 2005.
36. D. H. Yoon and M. Erez. Memory Mapped ECC: Low-Cost Error Protection for Last Level Caches. In Proc. the 36th Int'l Symp. Computer Architecture (ISCA), June 2009.
37. W. Zhang. Replication Cache: A Small Fully Associative Cache to Improve Data Cache Reliability. IEEE Trans. Computer, 54(12):1547 -1555, December 2005.
38. W. Zhang, S. Gurumurthi, M. Kandemir, and A. Sivasubramaniam. ICR: In-Cache Replication for Enhancing Data Cache Reliability. In Proc. the Int'l Conf. Dependable Systems and Networks (DSN), June 2003.