A burst scheduling access reordering mechanism

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2007, Pages 285-294

  Shao, Jun ^a   Davis, Brian T ^a  

^a Michigan Technological University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BURST SCHEDULING ACCESS REORDERING MECHANISM; INDUSTRIAL ACCESS REORDERING MECHANISMS; ORDER MEMORY SCHEDULING; SDRAM DEVICES;

COMPUTER SIMULATION; OPTIMIZATION; STATIC RANDOM ACCESS STORAGE; STORAGE ALLOCATION (COMPUTER);

DYNAMIC RANDOM ACCESS STORAGE;

EID: 34547692955     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2007.346206     Document Type: Conference Paper

References (24)

1. N. L. Binkert, E. G. Hallnor, and S. K. Reinhardt. NetworkOriented Full-System Simulation using M5. In Proceedings of the Sixth Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW), 2003.
2. Chris Weaver. Pre-compiled Little-endian Alpha ISA SPEC CPU2000 Binaries.
3. V. Cuppu, B. Jacob, B. Davis, and T Mudge. HighPerformance DRAMs in Workstation Environments. IEEE Trans. Comput., 50(11):1133-1153, 2001.
4. B.T. Davis. Modern DRAM Architectures. PhD thesis, Department of Computer Science and Engineering, the University of Michigan, 2001.
5. W. fen Lin. Reducing DRAM Latencies with an Integrated Memory Hierarchy Design. In HPCA '01: Proceedings of the 7th International Symposium on High-Performance Computer Architecture, page 301, Washington, DC, USA, 2001. IEEE Computer Society.
6. J. Hasan, S. Chandra, and T N. Vijaykumar. Efficient Use of Memory Bandwidth to Improve Network Processor Throughput, In ISCA '03: Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 300-313, New York, NY, USA, 2003. ACM Press.
7. I. Hur and C. Lin. Adaptive History-Based Memory Schedulers. In MICRO 37: Proceedings of the 37th annual International Symposium on Microarchitecture, pages 343-354, Washington, DC, USA. 2004. IEEE Computer Society.
8. J. Janzen. DDR2 Offers New Features and Functionality. DesignLine, 12(2), Micron Technology, Inc., 2003.
9. S. A. McKee, W. A. Wulf, J. H. Aylor, M. H. Salinas, R. H. Klenke, S. I. Hong, and D. A. B. Weikle. Dynamic Access Ordering for Streamed Computations. IEEE Trans. Comput., 49(11): 1255-1271, 2000.
10. Micron Technology, Inc. Micron 512Mb: x4, x8, xl6 DDR2 SDRAM Datasheet, 2006.
11. NEC. 64M-bil Virtual Channel SDRAM, October 1998.
12. S. Rixner. Memory Controller Optimizations for Web Servers. In MICRO 37: Proceedings of the 37th annual International Symposium on Microarchitecture, pages 355-366, Washington, DC, USA, 2004. IEEE Computer Society.
13. S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens. Memory Access Scheduling. In ISCA '00: Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 128-138, New York, NY, USA, 2000. ACM Press.
14. H. G. Rotithor, R. B. Osborne, and N. Aboulenein. Method and Apparatus for Out of Order Memory Scheduling. United States Patent 7127574, Intel Corporation, October 2006.
15. J. Shao. Reducing Main Memory Access Latency through SDRAM Address Mapping Techniques and Access Reordering Mechanisms. PhD thesis, Department of Electrical and Computer Engineering, Michigan Technological University, 2006.
16. J. Shao and B. T. Davis. The Bit-reversal SDRAM Address Mapping. In SCOPES '05: Proceedings of the 9th International Workshop on Software and Compilers for Embedded Systems, pages 62-71, September 2005.
17. K. Skadron and D. W. Clark. Design Issues and Tradeoffs for Write Buffers. In HPCA '97: Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture, page 144, Washington, DC, USA, 1997. IEEE Computer Society.
18. Standard Performance Evaluation Corporation. SPEC CPU2000 V1.2, December 2001.
19. R. Tomas. Indexing Memory Banks to Maximize Page Mode Hit Percentage and Minimize Memory Latency. Technical Report HPL-96-95, Hewlett-Packard Laboratories, June 1996.
20. A. Wong. Breaking Through the BIOS Barrier: The Definitive. BIOS Optimization Guide for PCs. Prentice Hall, 2004.
21. W. A. Wulf and S. A. McKee. Hitting the Memory Wall: Implications of the Obvious. SIGARCH Comput. Archit. News, 23(1):20-24, 1995.
22. Y Xu. Dynamic SDRAM Controller Policy Predictor. Master's thesis, Department of Electrical and Computer Engineering, Michigan Technological University, April 2006.
23. Z. Zhang, Z. Zhu, and X. Zhang. A Permutation-based Page Interleaving Scheme to Reduce Row-buffer Conflicts and Exploit Data Locality. In MICRO 33: Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, pages 32-41, New York, NY, USA. 2000. ACM Press.
24. Z. Zhu, Z. Zhang, and X. Zhang. Fine-grain Priority Scheduling on Multi-channel Memory Systems. In HPCA '02: Proceedings of the 8th International Symposium on High-Performance Computer Architecture, page 107, Washington, DC, USA, 2002. IEEE Computer Society.