RowClone: Fast and energy-efficient in-DRAM bulk data copy and initialization

MICRO 2013 - Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture

Volumn , Issue , 2013, Pages 185-197

  Seshadri, Vivek ^a   Kim, Yoongu ^a   Fallin, Chris ^a,b   Lee, Donghyuk ^a   Ausavarungnirun, Rachata ^a   Pekhimenko, Gennady ^a   Luo, Yixin ^a   Mutlu, Onur ^a   Gibbons, Phillip B ^b   Kozuch, Michael A ^b   Mowry, Todd C ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

bulk operations; DRAM; energy; in memory processing; memory bandwidth; page copy; page initialization; performance

Indexed keywords

BULK OPERATIONS; ENERGY; MEMORY BANDWIDTHS; PAGE INITIALIZATION; PERFORMANCE;

COMPUTER ARCHITECTURE; ENERGY EFFICIENCY; ENERGY UTILIZATION;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84892504664     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2540708.2540725     Document Type: Conference Paper

References (60)

1. Bochs IA-32 emulator project. http://bochs.sourceforge.net/.
2. Memcached: A high performance, distributed memory object caching system. http://memcached.org.
3. MySQL: An open source database. http://www.mysql.com.
4. Wind River Simics full system simulation. http://www.windriver.com/ products/simics/.
5. J. Ahn. Memory device having page copy mode. U.S. patent 5886944, 1999.
6. J. Bent et al. PLFS: A checkpoint filesystem for parallel applications. In SC, 2009.
7. D. P. Bovet and M. Cesati. Understanding the Linux Kernel, page 388. O'Reilly Media, 2005.
8. F. Chang and G. A. Gibson. Automatic I/O hint generation through speculative execution. In OSDI, 1999.
9. J. Chow et al. Shredding Your Garbage: Reducing data lifetime through secure deallocation. In USENIX SS, 2005.
10. K. Constantinides et al. Software-Based Online Detection of Hardware Defects: Mechanisms, architectural support, and evaluation. In MICRO, 2007.
11. K. Constantinides et al. Online Design Bug Detection: RTL analysis, Wexible mechanisms, and evaluation. In MICRO, 2008.
12. Reetuparna Das et al. Application-aware prioritization mechanisms for on-chip networks. In MICRO, 2009.
13. A. M. Dunn et al. Eternal Sunshine of the Spotless Machine: Protecting privacy with ephemeral channels. In OSDI, 2012.
14. S. Eyerman and L. Eeckhout. System-level performance metrics for multiprogram workloads. IEEE Micro, (3), 2008.
15. P. B. Gillingham and R. Torrance. DRAM page copy method. U.S. patent 5625601, 1997.
16. J. A. Halderman et al. Lest We Remember: Cold boot attacks on encryption keys. In USENIX SS, 2008.
17. K. Harrison and S. Xu. Protecting cryptographic keys from memory disclosure attacks. In DSN, 2007.
18. M. Horiguchi and K. Itoh. Nanoscale Memory Repair. Springer, 2011.
19. IBM Corporation. Enterprise Systems Architecture/390 Principles of Operation, 2001.
20. Intel. Intel 64 and IA-32 Architectures Optimization Reference Manual. April 2012.
21. Intel. Intel 64 and IA-32 Architectures Software Developer's Manual, volume 3A, chapter 11, page 12. April 2012.
22. E. Ipek et al. Self Optimizing Memory Controllers: A reinforcement learning approach. In ISCA, 2008.
23. T. B. Jablin et al. Automatic CPU-GPU communication management and optimization. In PLDI, 2011.
24. L. A. Jarrod et al. Avoiding Initialization Misses to the Heap. In ISCA, 2002.
25. JEDEC. Server memory roadmap. http://www.jedec.org/sites/default/files/ Ricki-Dee-Williams.pdf.
26. JEDEC. Standard No. 21-C. Annex K: Serial Presence Detect (SPD) for DDR3 SDRAM Modules, 2011.
27. JEDEC. DDR3 SDRAM, JESD79-3F, 2012.
28. X. Jiang et al. Architecture support for improving bulk memory copying and initialization performance. In PACT, 2009.
29. Y. Kim et al. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In HPCA, 2010.
30. Y. Kim et al. Thread Cluster Memory Scheduling: Exploiting diUerences in memory access behavior. In MICRO, 2010.
31. Y. Kim et al. A case for exploiting subarray-level parallelism (SALP) in DRAM. In ISCA, 2012.
32. P. M. Kogge. EXECUBE - A new architecture for scaleable MPPs. In ICPP, 1994.
33. H. A. Lagar-Cavilla et al. SnowFlock: Rapid virtual machine cloning for cloud computing. In EuroSys, 2009.
34. D. Lee et al. Tiered-Latency DRAM: A low-latency and low-cost DRAM architecture. In HPCA, 2013.
35. Kun Luo et al. Balancing thoughput and fairness in SMT processors. In ISPASS, 2001.
36. Micron. DDR3 SDRAM system-power calculator, 2011.
37. D. M. Morgan and M. A. Shore. DRAMs having on-chip row copy circuits for use in testing and video imaging and method for operating same. U.S. patent 5440517, 1995.
38. Kaori Mori. Semiconductor memory device including copy circuit. U.S. patent 5854771, 1998.
39. S. P. Muralidhara et al. Reducing memory interference in multi-core systems via application-aware memory channel partitioning. In MICRO, 2011.
40. O. Mutlu et al. Efficient Runahead Execution: Power-efficient memory latency tolerance. IEEE Micro, 26(1), 2006.
41. J. K. Ousterhout. Why aren't operating systems getting faster as fast as hardware. In USENIX SC, 1990.
42. D. Patterson et al. A case for Intelligent RAM. IEEE Micro, 17(2), 1997.
43. Rambus. DRAM power model, 2010.
44. M. Rosenblum et al. The impact of architectural trends on operating system performance. In SOSP, 1995.
45. M. E. Russinovich et al. Windows Internals, page 701. Microsoft Press, 2009.
46. G. Sandhu. DRAM scaling and bandwidth challenges. In WETI, 2012.
47. R. F. Sauers et al. HP-UX 11i Tuning and Performance, chapter 8. Memory Bottlenecks. Prentice Hall, 2004.
48. A. Singh. Mac OS X Internals: A Systems Approach. Addison-Wesley Professional, 2006.
49. S. Srinath et al. Feedback Directed Prefetching: Improving the performance and bandwidth-efficiency of hardware prefetchers. In HPCA, 2007.
50. S. M. Srinivasan et al. Flashback: A lightweight extension for rollback and deterministic replay for software debugging. In USENIX ATC, 2004.
51. Standard Performance Evaluation Corporation. SPEC CPU2006. http://www.spec.org/cpu2006.
52. L. Subramanian et al. MISE: Providing performance predictability and improving fairness in shared main memory systems. In HPCA, 2013.
53. K. Sudan et al. Micro-pages: Increasing DRAM efficiency with locality-aware data placement. In ASPLOS, 2010.
54. A. N. Udipi et al. Rethinking DRAM design and organization for energy-constrained multi-cores. In ISCA, 2010.
55. C. A. Waldspurger. Memory resource management in VMware ESX server. In OSDI, 2002.
56. F.A. Ware and C. Hampel. Improving power and data efficiency with threaded memory modules. In ICCD, 2006.
57. B. Wester et al. Operating system support for application-specific speculation. In EuroSys, 2011.
58. X. Yang et al. Why Nothing Matters: The impact of zeroing. In OOPSLA, 2011.
59. L. Zhao et al. Hardware support for bulk data movement in server platforms. In ICCD, 2005.
60. H. Zheng et al. Mini-rank: Adaptive DRAM architecture for improving memory power efficiency. In MICRO, 2008.