Adaptive insertion policies for managing shared caches

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2008, Pages 208-219

  Jaleel, Aamer ^a   Hasenplaugh, William ^a   Qureshi, Moinuddin ^b   Sebot, Julien ^c   Steely Jr , Simon ^a   Emer, Joel ^a  

^a INTEL CORPORATION   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

^c INTEL CORPORATION   (Israel)

Author keywords

Cache Partitioning; Replacement; Set Dueling; Shared Cache

Indexed keywords

CACHE PARTITIONING; CACHE PERFORMANCE; CACHE STRUCTURES; CHIP MULTI PROCESSORS; MEMORY REQUIREMENTS; PERFORMANCE BENEFITS; REPLACEMENT; REPLACEMENT POLICIES; SET DUELING; SHARED CACHE; SINGLE CHIPS; STORAGE OVERHEADS; WORKING SETS;

APPLICATIONS; DATA STORAGE EQUIPMENT; DECODING; PARALLEL ARCHITECTURES;

CACHE MEMORY;

EID: 63549149925     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1454115.1454145     Document Type: Conference Paper

References (19)

1. Intel Corporation. Next leap in microprocessor architecture: Intel core duo. White paper, http://ces2006.akamai.com.edgesuite.net/yonahassets/CoreDuo- WhitePaper.pdf.
2. H. Al-Zoubi, A. Milenkovic and M. Milenkovic. Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite. In ACMSE, 2004.
3. J. Chang and G. S. Sohi. Cooperative cache partitioning for chip multiprocessors. ICS-21,2007.
4. R. Iyer. CQoS: a framework for enabling QoS in shared caches of CMP platforms. In ICS-18,2004.
5. A. Jaleel, R. S. Cohn, C. K. Luk, and B. Jacob. CMPim: A Pin- Based On-The-Fly Multi-Core Cache Simulator. InMoBS, 2008.
6. R. Kalla, B. Sinharoy, and J. M. Tendler. IBM Power5 chip: A Dual-Core Multi-Threaded Processor. IEEE Micro, 24(2):40 {47, Mar. 2004.
7. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. In PACT-13, pages 111-122,2004.
8. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded spare processor. IEEE Micro, 25(2):21 {29, March/April 2005.
9. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S.Wallace, V. J. Reddi, and K. Hazelwood. Pin: building customized program analysis tools with dynamic instrumentation. In PLDI, pages 190-200,2005.
10. K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in smt processors. InlSPASS, pages 164-171, 2001.
11. K. J. Nesbit, J. Laudon, and J. E. Smith. Virtual private caches. In ISCA-34, pages 57-68,2007.
12. M. K. Qureshi, A. Jaleel, Y. N. Patt, S. C. Steely Jr., and J. Emer. Adaptive insertion policies for high-performance caching. In ISCA-34, 2007.
13. M. K. Qureshi and Y. Patt. Utility Based Cache Partitioning: A Low Overhead High-Performance Runtime Mechanism to Partition Shared Caches. In MICRO-39,2006.
14. M. K. Qureshi, D. N. Lynch, O. Mutlu, and Y N. Patt. A Case for MLP-Aware Cache Replacement. In ISCA-33, 2006.
15. S. Srinath, O.Mutlu, H. Kim, and Y. N. Patt. Feedback directed prefetching: Improving the performance and bandwidthefficiency of hardware prefetchers. In HPCA-13,2007.
16. A. Snavely and D. Tullsen. "Symbiotic Jobscheduling for a Simultaneous Multithreading Processor". In ASPLOS IX, 2000.
17. H. S. Stone, J. Turek, and J. L. Wolf. Optimal partitioning of cache memory. IEEE Transactions on Computers., 41(9): 1054-1068,1992.
18. G E. Suh, L. Rudolph, and S. Devadas. Dynamic partitioning of shared cache memory. Journal of Supercomputing, 28(1):7-26, 2004.
19. J. Tendler, S. Dodson, S. Fields, H. Le, and B. Sinharoy. POWER4 system microarchitecture. IBM Technical White Paper, Oct. 2001.