Taxonomies for the development and verification of digital systems

Taxonomies for the Development and Verification of Digital Systems

Volumn , Issue , 2005, Pages 1-179

  Bailey, Brian ^a   Martin, Grant ^a   Anderson, Thomas ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84892220246     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/b104217     Document Type: Book

References (60)

1. [AND 00] Tom Anderson and Robin Bhagat, "Tackling Functional Verification for Virtual Components", Integrated System Design, November, 2000.
2. [AND 02] Tom Anderson, "Verification reuse enables design reuse", Electronic Engineering Times, December 23, 2002.
3. [AND 04] Thomas L. Anderson, "Functional Verification in the Context of Design Reuse", DesignCon 2004 Conference Proceedings, January, 2004.
4. [ARM 95] J. Armstrong, "High Level Generation of VHDL Testbenches", Spring 1995 VIUF Proceedings, 1995.
5. [ASH] P. J. Ashenden, J. P. Mermet, R. Seepold, editors, System-on-chip Methodologies and Design Languages, Kluwer Academic Publishers, 2001.
6. [BAI 00] B. Bailey, G. De Jong, P. Schaumont, C. Lennard, "Interface Based Design", Forum on Design Languages Proceedings, 2000.
7. [BAI 05] B. Bailey, editor, The Functional Verification of Electronic Systems: an overview from various points of view, IEC Press, 2005.
8. [BAY 99] J. Bayer, O. Flege, P. Knauber, R. Laqua, D. Muthig, K. Schmid, T. Widen and J.-M. De Baud, "PuLSE: A Methodology to Develop Software Product Lines", Proceedings of the Fifth ACM SIGSOFT Symposium on Software Reusability (SSR99), pp. 122-131, May, 1999.
9. [BLAH 85] R. Blahut, Fast Algorithms for Digital Signal Processing, Addison Wesley, 1985.
10. [CAFE] Concepts to Action in System-Family Engineering (CAFÉ), ITEA Project 00004, http://www.esi.es/en/Projects/Cafe/cafe.html, 2004.
11. [CER 02] E. Cerny, S. Dudani, "Authoring Assertion IP using Open Vera Assertion Language", Proceedings of the International Workshop on IP-Based System-on-Chip Design, October, 2002.
12. [CHA 99] Henry Chang, Larry Cooke, Merrill Hunt, Grant Martin, Andrew McNelly and Lee Todd, Surviving the SOC Revolution: A Guide to Platform-Based Design, Kluwer Academic Publishers, 1999.
13. [CLE 02] Paul Clements and Linda Northrop, Software Product Lines: Practices and Patterns, Addison-Wesley, 2002.
14. [DAV 86] William H. Davidow, Marketing High Technology: An Insider's View, Free Press, 1986.
15. [DEB 99] Jean-Marc De Baud and Klaus Schmid, "A Systematic Approach to Derive the Scope of Software Product Lines", Proceedings of the 1999 International Conference on Software Engineering, pp. 34-49, 1999.
16. [DICT] Denis Howe, editor, Free On-line Dictionary of Computing, http://www.foldoc.org/, 2004.
17. [DON 04] Adam Donlin, "Transaction level modeling: flows and use models", Proceedings of CODES+ISSS 2004, pp. 75-80, 2004.
18. [DONBR 04] Adam Donlin, Axel Braun, and Adam Rose, "SystemC for the Design and Modeling of Programmable Systems", Proceedings of FPL 2004, pp. 811-820, 2004
19. [ECK 92] W. Ecker, and M. Hofmeister, "The Design Cube-A Model for VHDL Design flow Representation", Proceedings of the EURO-VHDL, pp. 752-757, 1992.
20. [ESAPS] Engineering Software Architectures, Processes, and Platforms for System Families (ESAPS), ITEA Project 99005, http://www.esi.es/en/Projects/ esaps/esaps.html, 2004.
21. [FAM 94] S. Famorzadeh, et. al., "Rapid Prototyping of Digital Systems with COTS/ASIC Components", Proceedings of RASSP Annual Conference, August, 1994.
22. [FOS 03] Harry D. Foster, Adam C. Krolnik and David C. Lacey, Assertion-Based Design, Kluwer Academic Publishers, 2003.
23. [FOSBEN 01] Harry Foster and Lionel Bening, Principles of Verifiable Verilog Design: Second Edition, Kluwer Academic Publishers, 2001.
24. [FOSCOE 01] Harry Foster and Claudionor Coelho, "Assertions Targeting a Diverse Set of Verification Tools", The 10th Annual International HDL Conference Proceedings, March, 2001.
25. [GAW 02] Annette Gawer and Michael Cusumano, Platform Leadership: How Intel, Microsoft, and Cisco Drive Industry Innovation, Harvard Business School Press, 2002.
26. [HASH 99] M. M. Kamal Hashmi, "Virtual Component Interfaces", Forum for Design Languages, 1999 (FDL'99), Lyon, France, 1999.
27. [IEEE 1076] 1076-2002 IEEE Standard VHDL Language Reference Manual, IEEE, http://standards.ieee.org/faqs/order.html, 2002.
28. [IEEE 1149] 1149.1-2001 IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE, http://standards.ieee.org/faqs/order.html, 2001.
29. [IEEE 1364] 1364-2001 IEEE Standard for Verilog Hardware Description Language, IEEE, http://standards.ieee.org/faqs/order.html, 2001.
30. [IEEE 1471] 1471-2000 IEEE Recommended Practice for Architectural Description for Software-Intensive Systems, IEEE, 2000.
31. [ISO 9945] ISO/IEC 9945-x:2003, Information Technolog-Portable Operating System Interface (POSIX), ISO, 2003.
32. [JANTSCH] Axel Jantsch, Modeling Embedded Systems and SoC's: Concurrency and Time in Models of Computation, Morgan-Kaufmann Publishers, 2004.
33. [KEU 00] Kurt Keutzer, A. R. Newton, J. M. Rabaey, and Alberto Sangiovanni-Vincentelli, "System Level Design: Orthogonalization of Concerns and Platform-Based Design", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 1523-1543, December, 2000.
34. [LEE 98] Lee, E. A. and A. Sangiovanni-Vincentelli, "A framework for comparing models of computation", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 17(12):1217-1229, December, 1998.
35. [MADI 95] V. Madisetti, "System-Level Synthesis and Simulation VHDL: A Taxonomy and Proposal Towards Standardization", VIUF Spring, 1995 Proceedings, 1995.
36. [MAR 03] Grant Martin and Henry Chang, editors, Winning the SOC Revolution: Experiences in Real Design, Kluwer Academic Publishers, 2003.
37. [MER 01] Jean Mermet, Peter Ashenden and Ralf Seepold, System-on-Chip Methodologies and Design Languages, Kluwer Academic Publishers, 2001.
38. [MEY 97] Marc H. Meyer and Alvin P. Lehnerd, The Power of Product Platforms: Building Value and Cost Leadership, Free Press, 1997
39. [OVL] OVL Reference Manual, Accellera, http://www.verificationlib.org, June, 2003.
40. [PSL] Property Specification Language Reference Manual Version 1.0, Accellera, http://www.accellera.org/pslvl01.pdf, 2003.
41. [RASSP 98] VHDL Modeling Terminology and Taxonomy Revision 2.4, RASSP Taxonomy Working Group (RTWG), http://www.eda.org/rassp/index.html, February 23, 1998.
42. [SAN 99] A. Sangiovanni-Vincentelli and A. Ferrari, "System Design-Traditional Concepts and New Paradigms", ICCD 99, pp. 2-12, October, 1999.
43. [SAN 01] Alberto Sangiovanni-Vincentelli and Grant Martin, "Platform-Based Design and Software Design Methodology for Embedded Systems", IEEE Design & Test of Computers, pp. 23-33, November-December, 2001.
44. [SAN 02] Alberto Sangiovanni-Vincentelli, Defining platform-based design, EEdesign, http://www.eedesign. com/features/exclusive/OEG20020204S0062, February 5, 2002.
45. [SATH 01] Ramesh Sathianathan and Tom Anderson, "Assertion Methodologies for Verilog Design", Integrated System Design, May, 2001.
46. [SEIPLP] The Software Engineering Institute Product Line Practice (PLP) Initiative, http://www.sei.cmu.edu/productlines/index.html, 2004.
47. [SRS] Functional Verification Semiconductor Reuse Standard V3.0, Motorola, http://www.motorola.com, 2003.
48. [SV] SystemVerilog 3.1a Language Reference Manual, Accellera, May, 2004.
49. [TI 90] "Modeling and Simulation" Texas Instruments Semiconductor Group, 1990.
50. [TRUE] TrueScope Technologies, http://www.truescope-tech.com, 2004.
51. [VHDL A] Department of Defense Handbook - Documentation of Digital Electronic Systems With VHDL, http://www.combatindex.com/mil-docs/pdf/Hopper/ MIL-HDBK/CI-62-MH-2399-3957.pdf, 1996.
52. [VSIA AMS] Analog/Mixed-Signal VSI Extension Specification Version 1 2.2 (AMS 1 2.2), VSIA Analog/Mixed-Signal DWG, http://www.vsi.org, February, 2001.
53. [VSIA FV] VC/SoC Functional Verification Specification Version 1 (VER 21.0), VSIA Functional Verification DWG, http://www.vsi.org, March, 2004.
54. [VSIA IV] Soft and Hard VC Structural, Performance and Physical Modeling Specification Version 2.1 (I/V 1 2.1), VSIA Implementation/Verification DWG, http://www.vsi.org, January, 2001.
55. [VSIA OCB] On-Chip Bus Attributes Specification Version 1 (OCB 1 2.0), VSIA On-Chip Bus DWG, http://www.vsi.org, September, 2001.
56. [VSIA SLIF] System-Level Interface Behavioral Documentation Standard Version 1 (SLD 1 1.0), VSIA System-Level Design DWG, http://www.vsi.org, March, 2000.
57. [VSIA VCT] Virtual Component Transfer Specification Version 2 (VCT1 2.1), VSIA Virtual Component Transfer DWG, http://www.vsi.org, January, 2001.
58. [WAL 97] Susan Walsh Sanderson and Mustafa Uzumeri, The Innovation Imperative-Strategies for Managing Product Models and Families, Irwin Professional Publishing, 1997.
59. [WEB] Webster Dictionary, http://www.webster-dictionary.net, 2004.
60. [WIKI 03] Wikipedia, the Free Encyclopaedia, http://www.wikipedia.org/ wiki, 2003.