The roles of FPGA's in reprogrammable systems

Proceedings of the IEEE

Volumn 86, Issue 4, 1998, Pages 615-638

  Hauck, Scott ^a,b  

^a NORTHWESTERN UNIVERSITY   (United States)

^b Northwestern University   (United States)

Author keywords

Adaptive computing; Custom computing; FPGA; Logic emulation; Multi FPGA systems; Reconfigurante computing

Indexed keywords

EID: 0000950606     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/5.663540     Document Type: Article

References (148)

1. FPCA Data Book and Design Guide. Sunny vale, ÇA: Actel Corp., 1994.
2. J. K. Adams, H. Schmitt, and D. E. Thomas, "A model and methodology for hardware-software codesign," in Proc. Int. Workshop Hardware-Software Codesign, 1993.
3. L. Agarwal, M. Wazlowski, and S. Ghosh, "An asynchronous approach to efficient execution of programs on adaptive architectures utilizing FPGA's," in Proc. IEEE Workshop FPGA's for Custom Computing Machines, 1994, pp. 101-110.
4. O. T. Albaharna, P. Y. K. Cheung, and T. J. Clarke, "Area & time limitations of FPGA-based virtual hardware," in Proc. Int. Conf. Computer Design, 1994, pp. 184-189.
5. _, "On the viability of FPGA-bascd integrated coprocessors," in Proc. IEEE S\ni/. FPGA 's for Custom Computing Machines, 1996, pp. 206-215.
6. R. Amerson, R. J. Carter, W. B. Culbertson, P. Kuekcs, and G. Snider, "Teramac-Configurable custom computing," in Proc. IEEE Symp. FPGA's for Custom Computing Machines, 1995, pp. 32-38.
7. _, "Plasma: An FPGA for million gate systems," in Proc. ACM/SIGDA Int. S\mp. Field Programmable Gate Arrays, 1996, pp. 10-16.
8. Data Book. San Jose, CA: Aptix Corp., 1993.
9. Data Book Supplement. San Jose, CA: Aptix Corp., 1993.
10. J. M. Arnold, D. A. Buell, and E. G. Davis, "Splash 2," in Proc. 4llt Ann. ACM S\mp. Parallel Algorithms and Architectures, 1992, pp. 316-322.
11. P. M. Athanas and H. F. Silverman, "Processor reconfiguration through instruction-set metamorphosis," IEEE Comput. Mag., vol. 26, no. 3, pp. 11-18, Mar. 1993-
12. P. J. Bakkes, J. J. du Plessis, and B. L. Hutchings, "Mixing fixed and rcconfigurable logic for array processing," in Proc. IEEE Symp. FPGA's for Custom Computing Machines, 1996, pp. 118-125.
13. T. Benner, R. Ernst, I. Könenkamp, U. Holtmann, P. Schüler, H.-C. Schaub, and N. Serafimov, "FPGA based prototyping for verification and evaluation in hardwaresoftware cosynthesis," in Lecture Notes in Computer Science 849-Field-Programmable Logic: Architectures, Synthesis and Applications, R. W. Hartenstein and M. Z. Servit, Eds. Berlin, Germany: Springer-Verlag, 1994, pp. 251-258.
14. N. W. Bergmann and J. C. Mudge, "Comparing the performance of FPGA-based custom computers with general-purpose computers for DSP applications," in Proc. IEEE Workshop FPGA's for Custom Computing Machines, 1994, pp. 164-171.
15. P. Bertin, D. Roncin, and J. Vuillemin, "Introduction to programmable active memories," in Systolic Array Processors, J. McCanny, J. McWhirter, and E. Swartzlander, Jr., Eds. Englew ood Cliffs, NJ: Prentice-Hall, 1989, pp. 300-309.
16. P. Berlin, "Mémoires actives programmables: Conception, realization et programmation," Ph.D. dissertation, Université Paris 7 Ufr d'Informatique, 1993.
17. T. Buckle, J. König, and L. Thiele, "A prototyping array for parallel architectures," in More FPGA's, W. R. Moore and W. Luk, Eds. Oxford, England: Abinadon EE&CS, 1994, pp. 388-397.
18. M. Bolotski, A. DeHon, and T. F. Knight, Jr., "Unifying FPGA's and SIMD arrays," in Proc. 2nd Int. ACM/SIGDA Workshop Field-Programmable Gate Arrays, 1994.
19. B. Box, "Field programmable gate array based reconfigurable preprocessor," in Proc. IEEE Workshop FPGA 's for Custom Computing Machines, 1994, pp. 40-48.
20. G. Brcbncr and J. Gray, "Use of rcconfigurability in variablelength code detection at video rates," in Lecture Notes in Computer Science 975-Field-Programmable Logic and Applications, W. Moore and W. Luk, Eds. London, U.K.: Springer, 1995, pp. 429-438.
21. S. D. Brown, R. J. Francis, J. Rose, and Z. G. Vranesic, FieldProgrammable Gate Arrays. Boston, MA: Kluwer, 1992.
22. M. Butts and J. Batcheller, "Method of using electronically rcconfigurable logic circuits," U.S. Patent 5036473, July 30, 1991.
23. J. M. Carrera, E. J. Martfnez, S. A. Ferndndez, and J. M. Chaus, "Architecture of a FPGA-based coprocessor: The PAR-1," in Proc. IEEE S\mp. FPGA 's for Custom Computing Machines, 1995, pp. 20-29.
24. S. Casselman, "Virtual computing and the virtual computer," in Proc. IEEE Workshop FPGA's for Custom Computing Machines, 1993, pp. 43-48.
25. P. K. Chan, M. Schlag, and M. Martin, "BORG: A reconfigurable prototyping board using field-programmable gate arrays," in Proc. 1st Int. ACM/SIGDA Workshop Field-Programmable Gate Arrays, 1992, pp. 47-51.
26. P. K. Chan and S. Mourad, Digital Design Using Field Programmable GateArra\s. Englewood Cliffs, NJ: Prentice-Hall, 1994.
27. P. K. Chan, M. D. F. Schlag, and J. Y. Zien, "Spectral-based multi-way FPGA partitioning," in Proc. ACM/SIGDA Int. Symp. Field Programmable Gate Arra\s, 1995, pp. 133-139.
28. S. Churcher, T. Kean, and B. Wilkie, "The XC6200 FastMap processor interface," in Lecture Notes in Computer Science 975-Field-Programmable Logic and Applications, W. Moore and W. Luk, Eds. London, U.K.: Springer, 1995, pp. 36-43.
29. D. A. Clark and B. L. Hutchings, "Supporting FPGA microprocessors through rctargetable software tools," in Proc. IEEE Symp. FPGA's for Custom Computing Machines, 1996, pp.195-203.
30. C. P. Cowen and S. Monaghan, "A rcconfîgurable MonteCarlo clustering processor (MCCP)," in Proc. IEEE Workshop FPGA's for Custom Computing Machines, 1994, pp. 59-65.
31. C. E. Cox and W. E. Blanz, "GANGLION-A fast fieldprogrammable gate array implementation of a connections! classifier," IEEE J. Solid-State Circuits, vol. 27, pp. 288-299, Mar. 1992.
32. S. A. Cuccaro and C. F. Rcese, "The CM-2X: A hybrid CM-2/Xilinx prototype," in Proc. IEEE Workshop FPGA's for Custom Computing Machines, 1993, pp. 121-130.
33. J. Damauer, P. Garay, T. Isshiki, J. Ramirez, and W. W.-M. Dai, "A field programmable multi-chip module (FPMCM)," in Proc. IEEE Workshop FPGA's for Custom Computing Machines, 1994, pp. 1-10.
34. A. DeHon, "DPGA-coupled microprocessors: Commodity IC's for the early 21st century," in Proc. IEEE Workshop FPGA's for Custom Computing Machines, 1994, pp. 31-39.
35. _, "DPGA utilization and application," in Proc. ACM/SIGDA Int. Symp. Field-Programmable Gate Arrays, 1996, pp. 115-121.
36. I. Dobbelacre, A. El Gamal, D. How, and B. Kleveland, "Field programmable MCM systems-Design of an interconnection frame," in Proc. 1st Int. ACM/SIGDA Workshop Field Programmable Gate Arrays, 1992, pp. 52-56.
37. A. Dollas, B. Ward, and J. D. S. Babcock, "FPGA based low cost generic reusable module for the rapid prototyping of subsystems," in Lecture Notes in Computer Science 849-Field-Programmable Logic: Architectures, Synthesis and Applications, R. W. Hartenstein and M. Z. Servit, Eds. Berlin, Germany: Springer-Verlas, 1994, pp. 259-270.
38. T. H. Drayer, W. E. King IV, J. G. Tront, and R. W. Conners, "MORRPH: A modular and reprogrammable real-time processing hardware," in Proc. IEEE Symp. FPGA's for Custom Computing Machines, 1995, pp. 11-19.
39. P. Dunn, "A configurable logic processor for machine vision," in Lecture Notes in Computer Science 975-FieldProgrammable Logic and Applications, W. Moore and W. Luk, Eds. London, U.K.: Springer, 1995, pp. 68-77.
40. J. G. Eldredge and B. L. Hutchings, "Density enhancement of a neural network using FPGA's and run-time reconfiguration," in Proc. IEEE Workshop FPGA's for Custom Computing Machines, pp. 180-188, 1994.
41. M. Engels, R. Lauwereins, and J. A. Peperstraete, "Rapid prototyping for DSP systems with microprocessors," IEEE Design Test Computers Mag., pp. 52-62, June 1991.
42. S. S. Erdogan and A. Wahab, "Design of RM-nc: A reconfigurable neurocomputer for massively parallel-pipelined computations," in Proc. Int. Joint Conf. Neural Networks, vol. 2, 1992, pp. 33-38.
43. B. Fawcett, "Applications of reconfigurable logic," in More FPGAsj, W. R. Moore and W. Luk, Eds. Oxford, England: Abingdon EE&CS, 1994, pp. 57-69.
44. A. Ferrucci, M. Martin, T. Geocaris, M. Schlag, and P. K. Chan, "ACME: A field-programmable gate array implementation of a self-adapting and scalable connectionist network (extended abstract)," in Proc. 2nd Int. ACM/SIGDA \rkshop FieldProgrammable Gate Arrays, 1994.
45. J. M. Filloque, C. Beaumont, and B. Pottier, "Distributed synchronization on a parallel machine with a logic layer," in Proc. Euromicro Workshop Parallel and Distributed Computing, 1993, pp. 53-58.
46. P. C. French and R. W. Taylor, "A self-reconfiguring processor," in Proc. IEEE Workshop FPGA's for Custom Computing Machines, 1993, pp. 50-59.
47. D. Galloway, D. Karchmer, P. Chow, D. Lewis, and J. Rose, "The transmogrifier: The University of Toronto fieldprogrammable system," in Proc. 2nd Canadian Workshop Field-Programmable Devices, 1994.
48. J. Gateley, "Logic emulation aids design process," ASIC & EDA, July 1994.
49. "G800 RIC," Giga Operations Corp., Berkeley, CA, 1995.
50. M. Gokhale, B. Holmes, A. Kopser, D. Kunze, D. Lopresti, S. Lucas, R. Minnich, and P. Olsen, "Splash: A reconfigurable linear logic array," /;;J. Conf. Parallel Processine, 1990, pp. 526-532.
51. M. Gokhale and A. Marks, "Automatic synthesis of parallel pro-grams targeted to dynamically reconfigurable logic arrays," in Lecture Notes in Computer Science 975-Field-Programmable Logic am! Applications, W. Moore and W. Luk, Eds. London, U.K.: Springer, 1995, pp. 399-408.
52. P. Graham and B. Nelson, "A hardware genetic algorithm for the traveling salesman problem on Splash 2," in Lecture Notes in Computer Science 975-Field-Programmable Logic ami Applications, W. Moore and W. Luk, Eds. London, U.K.: Springer, 1995, pp. 352-361.
53. _, "Genetic algorithms in software and in hardware-A performance analysis of workstation and custom computing machine implementations," in Proc. IEEE Symp. FPGA 's for Custom Computing Mac/lines, 1996, pp. 216-225.
54. J. Greene, E. Hamdy, and S. Beal, "Antifuse field programmable gate arrays," Proc. IEEE, vol. 81, pp. 1042-1056, July 1993.
55. S. A. Guccione and M. J. Gonzalez, "Classification and performance of reconfigurable architectures," in Lecture Notes in Computer Science 975-Field-Programmable Logic and Applications, W. Moore and W. Luk, Eds. London, England: Springer, 1995, pp. 439-148.
56. J. D. Hadley and B. L. Mulchings, "Design methodologies for partially reconfigured systems," in Proc. IEEE Symp. FPGA 's for Custom Computing Machines, 1995, pp. 78-84.
57. S. Hauck, G. Borriello, and C. Ebeling, "Mesh routing topologies for multi-FPGA systems," in Proc. Int. Conf. Computer Design, Oct. 1994, pp. 170-177.
58. _, "Springbok: A rapid-prototyping system for boardlevel designs," in Proc. ACM/S1GDA 2nd Int. Workshop Field-Programmable Gate Arrays, Feb. 1994.
59. _, "Achieving high-latency, low-bandwidth communication: Logic emulation interfaces," Dept. of Computer Science and Engineering, University of Washington, Seattle, Tech. Rep. #95-04-04, Jan. 1995.
60. S. Hauck, "Multi-FPGA systems," Ph.D. dissertation, Dept. of Computer Science and Engineering, University of Washington, Seattle, 1995.
61. S. Hauck and A. Agarwal, submitted for publication.
62. K. Hayashi, T. Miyazaki, K. Shirakawa, K. Yamada, and N. Ohta, "Rcconfigurable real-time signal transport system using custom FPGA's," in Proc. IEEE Symp. FPGA's for Custom Computing Machines, 1995, pp. 68-75.
63. B. Hecb and C. Pfister, "Chameleon: A workstation of a different color," in Lecture Notes in Computer Science 705-Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping, H. Grünbacher and R. W. Hartenstein, Eds. Berlin, Germany: Springer-Verlag, 1993, pp. 152-161.
64. H.-J. Herpcl, N. Wehn, M. Gasteier, and M. Glesner, "A reconfigurable computer for embedded control applications," in Proc. IEEE Workshop FPGA 's for Custom Computing Machines, 1993, pp. 111-120.
65. H.-J. Herpel, U. Ober, and M. Glesner, "Prototype generation of application specific embedded controllers for microsystems," in Lecture Notes in Computer Science 975-Field-Programmable Logic, and Applications, W. Moore and W. Luk, Eds. London, England: Springer, 1995, pp. 341-351.
66. D. T. Hoang, "Searching genetic databases on Splash 2," in Proc. IEEE Workshop FPGA's for Custom Computing Machines. 1993, pp. 185-191.
67. H. Högl, A. Kugel, J. Ludvig, R. Männer, K. H. Noffz, and R. Zoz, "Enable-|-)-: A second generation FPGA processor," in Proc. IEEE Symp. FPGA 's for Custom Computing Machines, 1995, pp. 45-53.
68. N. Howard, "Defect-tolerant field-programmable gate arrays," Ph.D. dissertation, Department of Electronics, University of York, U.K., 1994.
69. N. Howard, A. Tyrrell, and N. Allinson, "FPGA acceleration of electronic design automation tasks," in More FPGA's, W. R. Moore and W. Luk, Eds. Oxford, England: Abingdon EE&CS, 1994. pp. 337-344.
70. D. J.-H. Huang, and A. B. Kahng, "Multi-way system partitioning into a single type or multiple types of FPGA's," in Proc. ACM/SIGDA Int. S\mp. Field Programmable Gate Arrays, 1995. pp. 140-145.
71. B. L. Hutchings and M. J. Wirlhlin, "Implementation approaches for reconfigurablc logic applications," in Lecture Notes in Computer Science 975-Field-Programmable Logic and Applications, W. Moore, W. Luk, Eds. London, England: Springer, 1995, pp. 419-428.
72. "The FPID family data sheet," I-Cube, Inc., Santa Clara, CA, Feb. 1994.
73. C. Iseli and E. Sanchez, "Spyder: A reconfigurable VLIW processor using FPGA's," in Proc. IEEE Workshop FPGA'sfor Custom Computing Machines, 1993, pp. 17-24.
74. A. Jantsch, P. Ellervee, J. Öberg, and A. Hemani, "A case study on hardware/software partitioning," in Proc. IEEE Workshop FPGA 's for Custom Computing Machines, 1994, pp. 111-118.
75. J. H. Jenkins, Designing with FPGA's and CPLD's. Englewood Cliffs, NJ: Prentice-Hall, 1994.
76. C. Jones, J. Oswald, B. Schoner, and J. Villasenor, "Issues in wireless video coding using run-time-reconfigurable FPGA's," in Proc. IEEE S\mp. FPGA 's for Custom Computing Machines, 1995, pp. 85-89.
77. M. Slimane-Kadi, D. Brasen, and G. Saucier, "A fast-FPGA j prototyping system that uses inexpensive high-performance 1 FPIC," in Proc. ACM/SIGDA Workshop Field-Programmable Gate Arrays, 1994.
78. T. Kean and I. Buchanan, "The use of FPGA's in a novel computing subsystem," in Proc. 1st Int. ACM/SIGDA Workshop Field-Programmable Gate Arrays, 1992, pp. 60-66.
79. G. Knittel, "A PCI-compatible FPGA-coprocessor for 2D/3D image processing," in Proc. IEEE Symp. FPGA'sfor Custom Computing Machines, 1996, pp. 136-145.
80. A. Koch and U. Golze, "A universal co-processor for workstations," in More FPGA's, W. R. Moore and W. Luk, Eds. Oxford, England: Abingdon EE&CS, 1994, pp. 317-328.
81. G. Koch, U. Kebschull, and W. Rosenstiel, "A prototyping environment for hardware/software codesign in the COBRA project," in Proc. 3rd Int. Workshop Hardware/Software Codesign, Sept. 1994.
82. R. Kuznar, F. Brglez, and K. Kozminski, "Cost minimization of partitions into multiple devices," in Proc. Design Automation Conf., 1993, pp. 315-320.
83. R. Kuznar, F. Brglez, and B. Zajc, "Multi-way netlist partitioning into heterogeneous FPGA's and minimization of total device cost and interconnect," in Proc. Design Automation Conf., 1994, pp. 238-243.
84. A. Lawrence, A. Kay, W. Luk, T. Nomura, and I. Page, "Using reconfigurable hardware to speed up product development and performance," in Lecture Notes in Computer Science 975-Field-Programmable Logic and Applications. W. Moore and W. Luk, Eds. London, England: Springer, 1995, pp. 111-118.
85. E. Lemoine and D. Merceron, "Run time reconfiguration of FPGA for scanning genomic databases," in Proc. IEEE Svmp. FPGA'sfor Custom Computing Machines, 1995, pp. 90-98.
86. D. M. Lewis, M. H. van lerssel, and D. H. Wong, "A field programmable accelerator for compiled-code applications," in Proc. ICCD '93, 1993, pp. 491-496.
87. J. Li and C.-K. Cheng, "Routability improvement using dynamic interconnect architecture," in Proc. IEEE Symp. FPGA 's for Custom Computing Machines, 1995, pp. 61-67.
88. X.-P. Ling and H. Amano, "VVASMII: A data driven computer on a virtual hardware," in Proc. IEEE Workshop FPGA's for Custom Computing Machines, 1993, pp. 33-42.
89. D. P. Loprcsti, "Rapid implementation of a genetic sequence comparator using field-programmable logic arrays, in Proc. Advanced Research in VLSI 1991: Santa Cruz, pp. 139-152.
90. W. Luk, N. Shirazi, and P. Y. K. Cheung, "Modeling and optimising run-time reconfigurable systems," in Proc. IEEE Symp. FPGA 's for Custom Computing Machines, 1996, pp. 167-176.
91. P. Lysaght, "Dynamically reconfigurable logic in undergraduate projects," in FPGA 's, W. Moore and W. Luk, Eds. Abingdon, England: Abingdon EE&CS, 1991, pp. 424-436.
92. P. Lysaght and J. Dunlop, "Dynamic reconfiguration of FPGA's," in More FPGA's, W. R. Moore and W. Luk, Eds. Oxford, England: Abingdon EE&CS, 1994, pp. 82-94.
93. P. Lysaght, J. Stockwood, J. Law, and D. Girma, "Artificial neural network implementation on a fine-grained FPGA," in Lecture Notes in Computer Science 849-Field-Programmable Logic: Architectures, Synthesis and Applications, R. W. Hartenstein and M. Z. Servît, Eds. Berlin, Germany: Springer-Verlaa, 1994, pp. 421-431.
94. P. Lysaght, H. Dick, G. McGregor, D. McConnell, and J. Stockwood, "Prototyping environment for dynamically rcconfigurablc logic," in Lecture Notes in Computer Science 975-Field-Programmable Logic and Applications, W. Moore and W. Luk, Eds. London, England: Springer, 1995, pp. 409-418.
95. L. Maliniak, "Hardware emulation draws speed from innovative 3D parallel processing based on custom IC's," Electron. Design, May 30, 1994.
96. J. Mayrhofer and J. Strachwitz, "A control circuit for electrical drives based on transputers and FPGA's," in More FPGA 's, W. R. Moore, W. Luk, Eds. Oxford, England: Abingdon EE&CS, 1994. pp. 420-427.
97. E. Mirsky and A. DeHon, "MATRIX: A reconfigurable computing architecture with configurable instruction distribution and déployable resources," in P roc. lEEESymp. FPGA's for Custom Computing Machines, 1996, pp. 157-166.
98. L. Moll, J. Vuillemin, and P. Boucard, "High-energy physics on DECPeRLe-1 programmable active memory," in Proc. ACM/SIGDA Int. Symp. Field-Programmable Gate Arrays, 1995. pp. 47-52.
99. S. Monaghan and C. P. Cowen, "Reconfigurable multi-bit processor for DSP applications in statistical physics," in Proc. IEEE Workshop FPGA's for Custom Computing Machines, 1993, pp. 103-110.
100. S. Monaghan and J. E. Istiyanto, "High-level hardware synthesis for large scale computational physics targeted at FPGA's," in More FPGA's, W. R. Moore and W. Luk, Eds. Oxford, England: Abingdon EE&CS, 1994, pp. 238-248.
101. R. Nguyen and P. Nguyen, "FPGA based reconfigurable architecture for a compact vision system," in Lecture Notes in Computer Science 849-Field-Programmable Logic: Architectures, Synthesis and Applications, R. W. Hartenstein and M. Z. Servît, Eds., Berlin, Germany: Springer-Verlag, 1994, pp. 141-143.
102. T. Nj01stad, J. Pihl, and J. Hofstad, "ZAREPTA: A zero leadtime, all reconfigurable system for emulation, prototyping and testing of ASIC's," in Lecture Notes in Computer Science 849-Field-Programmable Logic: Architectures, Synthesis and Applications, R. W. Hartenstein and M. Z. Servît, Eds. Berlin, Germany: Springer-Verlag, 1994, pp. 230-239.
103. J. V. Oldfield and R. C. Dorf, Eds., Field Programmable Gate Arrays: Recongurable Logic for Rapid Prototyping and Implementation of Digital Systems. New York: Wiley, 1995.
104. K. Oner, L. A. Barroso, S. Iman, J. Jeong, K. Ramamurthy, and M. Dubois, "The design of RPM: An" FPGA-based multiprocessor emulator," in Proc. ACM/SIGDA Int. Symp. FieldProgrammable Gate Arrays, 1995, pp. 60-66.
105. H. Pottinger, W. Eathefton, J. Kelly, T, Schiefelbein, L. R. Mullin, and R. Ziegler, "Hardware assists for high performance computing using a mathematics of arrays," in Proc. ACM/SIGDA Int. Symp. Field-Programmable Gate Arrays, 1995, pp. 39-45.
106. G. M. Quénot, I. C. Kraljic, J. Sérot, and B. Zavidovique, "A reconfigurable compute engine for real-time vision automata prototyping," in Proc. IEEE Workshop FPGA 's for Custom Computing Machines, 1994, pp. 91-100.
107. "Picasso graphics emulator adapter," Quickturn Design Systems, Inc., Mountain View, CA, 1993.
108. R. V. Rachakonda, "High-speed region detection and labeling using an FPGA-based custom computing platform," in Lecture Notes in Computer Science 975-Field-Programmable Logic and Applications, W. Moore and W. Luk, Eds. London, England: Springer, 1995, pp. 86-93.
109. F. Raimbault, D. Lavenier, S. Rubini, and B. Pottier, "Fine grain parallelism on a MIMD machine using FPGA's," in Proc. IEEE Workshop FPGA's for Custom Computing Machines, 1993, pp. 2-8.
110. S. Rajamani and P. Viswanath, "A quantitative analysis of processor-Programmable logic interface," in Proc. IEEE Symp. FPGA's for Custom Computing Machines, 1996, pp. 226-234.
111. R. Razdan and M. D. Smith, "A high-performance microarchitecture with hardware-programmable functional units," in Proc. Int. Symp. Microarchitectiire, 1994, pp. 172-180.
112. J. Rose, A. El Gamal, and A. Sangiovanni-Vincentelli, "Architecture of field-programmable gate arrays," Proc. IEEE, vol. 81, pp. 1013-1029, July 1993.
113. D. Ross, O. Vellacotta, and M. Turner, "An FPGA-based hardware accelerator for image processing," in More FPGA 's, W. R. Moore and W. Luk, Eds. Oxford, England: Abingdon EE&CS, 1994, pp. 299-306.
114. T. Saluvcre, D. Kerek, and H. Tenhunen, "Direct sequence spread spectrum digital radio DSP prototyping using Xilinx FPGA's," in Lecture Notes in Computer Science 849-Field-Programmable Logic: Architectures. Synthesis and Applications, R. W. Hartcnstein and M. Z. Servit, Eds. Berlin, Germany: Springer-Verlag, 1994, pp. 138-140.
115. S. P. Sample, M. R. D'Amour, and T. S. Payne, "Apparatus for emulation of electronic hardware system," U.S. Patent 5109353, Apr. 28, 1992.
116. H. Schmit and D. Thomas, "Hidden Markov modeling and fuzzy controllers in FPGA's," in Proc. IEEE Symp. FPGA 's for Custom Computing Machines. 1995, pp. 214-221.
117. B. Schoner, C. Jones, and J. Villascnor, "Issues in wireless video coding using run-time-rcconfigurable FPGA's," in Proc. IEEE S\mp. FPGA's for Custom Computing Machines, 1995, pp. 85-89.
118. S. D. Scott, A. Samal, and S. Seth, "HGA: A hardware-based genetic algorithm," in Proc. ACM/SIGDA Int. Symp. FieldProgrammable Gate Arrays, pp. 53-59, 1995.
119. C. L. Seitz, "Let's route packets instead of wires," in Advanced Research in VLSI: Proc. 6lh MIT Conf., 1990, pp. 133-138.
120. M. Shand, "Flexible image acquisition using reconfigurable hardware," in Proc. lEEES\mp. FPGA's for Custom Computing Machines, 1995, pp. 125-134.
121. P. Shaw and G. Milne, "A highly parallel FPGA-based machine and its formal verification," in Lecture Notes in Computer Science 705-Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping, H. Grünbacher, R. W. Hartenstein, Eds. Berlin, Germany: Springer-Verlag, 1993, pp. 162-173.
122. S. Singh and P. Bellec, "Virtual hardware for graphics applications using FPGA's," in Proc. IEEE Workshop FPGA's for Custom Computing Machines, 1994, pp. 49-58.
123. N. Suganuma, Y. Murata, S. Nakata, S. Nagata, M. Tomita, and K. Hirano, "Reconfigurable machine and its application to logic diagnosis," in Proc. Int. Conf. Computer-Aided Design, 1992, pp. 373-376.
124. R. Tessier, J. Babb, M. Dahl, S. Hanono, and A. Agarwal, "The virtual wires emulation system: A gate-efficient ASIC prototyping environment," in Proc. 2nd Int. ACM/SIGDA Workshop Field-Programmable Gate Arravs, 1994.
125. D. A. Thomae, T. A. Petersen, "and D. E. Van den Bout, "The Anyboard rapid prototyping environment," in Proc. Advanced Research in VLSI 1991: Santa Cruz, 1991, pp. 356-370.
126. S. Trimberger, "A reprogrammable gate array and applications," Proc. IEEE, vol. 81, pp. 1030-1041, July 1993.
127. _, Field-Programmable Gate Arrav Technology: Boston, MA: Kluwer, 1994.
128. D. E. Van den Bout, J. N. Morris, D. Thomae, S. Labrozzi, S. Wingo, and D. Hallman, "Anyboard: An FPGA-based, reconfigurable system," IEEE Design Test Computers Mag., Sept. 1992, pp. 21-30.
129. D. E. Van den Bout, "The XESS RIPP board," in FieldProgrammable Gate Arrays: Reconfigurable Logic for Rapid Prototyping and Implementation of Digital Systems, J. V. Oldfield and R. C. Dorf, Eds. New York: Wiley, 1995, pp. 309-312.
130. J. Varghcsc, M. Butts, and J. Batchcllcr, "An efficient logic emulation system," lEEETrans. VLSI Syst., vol. T, pp. 171-174, June 1993.
131. J. Villascnor, B. Schoner, K.-N. Chia, and C. Zapata, "Configurable computing solutions for automatic target recognition," in Proc. IEEE S\mp. FPGA 's for Custom Computing Machines, 1996, pp. 70-79.
132. G. vom Bögel, P. Nauber, and J. Winkler, "A design environment with emulation of prototypes for hardware/software systems using XILINX FPGA," in Lecture Notes in Computer Science 849-Field-Programmable Logic: Architectures. Syn-thesis and Applications, R. W. Hartcnstein and M. Z. Servît, Eds. Berlin, Germany: Springer-Verlag, 1994, pp. 315-317.
133. J. Vuillemin, P. Berlin, D. Roncin, M. Shand, H. Touati, and P. Boucard, "Programmable active memories: Reconfigurablc systems conic of ace," IEEE Trans. VLSI S\st., vol. 4, pp. 56-69, Mar. 1996.
134. J. F. Wakerly, Digital Design: Principles and Practices. Englewood Cliffs, NJ: Prentice-Hall, 1994.
135. M. Wazlowski, L. Agarwal, T. Lee, A. Smith, E. Lam, P. Athanas, H. Silvcrman, and S. Ghosh, "PRISM-II compiler and architecture," in Proc. IEEE Workshop FPGA 's for Custom Computing Machines, 1993, pp. 9-16.
136. R. Weiss, "MCM+4 FPGA's = 50,000 gates, 4048 flip-flops," EDN Mag-, p. 116, Apr. 28, 1994.
137. I. Williams, "Using FPGA's to prototype new computer architectures," in FPGA's, W. Moore, W. Luk, Eds. Abinsdon, Ensland: Abinadon EE&CS, 1991, pp. 373-382.
138. S. J. E. Wilton", J. Rose, and Z. G. Vrancsic, "Architecture of centralized field-configurable memory," in Proc. ACM/SIGDA Int. Symp. Field-Programmable Gate Arrays, 1995, pp. 97-103.
139. M. J. Wirthlin and B. L. Mulchings, "A dynamic instruction set computer," in Proc. IEEES\nip. FPGA's for Custom Computing Machines, 1995, pp. 99-107.
140. _, "Sequencing run-time reconfigured hardware with software," in Proc. ACM/SIGDA Int. Svmp. Field-Programmable Gate Arrays, 1996, pp. 122-128.
141. R. Wittig and P. Chow, "OneChip: An FPGA processor with rcconfigurable logic," in Proc. IEEE Symp. FPGA 's for Custom Computing Machines, 1996, pp. 126-135.
142. A. Wolfe and J. P. Shcn, "Flexible processors: A promising application-specific processor design approach," in Proc. 21st Ann. Workshop Microprogramming and Microarchiteclure, 1988, pp. 30-39.
143. N.-S. Woo and J. Kim, "An efficient method of partitioning circuits for multiple-FPGA implementations," in Proc. Design Automation Conf., 1993, pp. 202-207.
144. The Programmable Gale Array Data Book. San Jose, CA: Xilinx, 1992.
145. The Programmable Logic Data Book. San Jose, CA: Xilinx, 1994.
146. K. Yamada, H. Nakada, A. Tsutsui, and N. Ohta, "Highspeed emulation of communication circuits on a multiplcFPGA system," in Proc. 2nd Int. ACM/SIGDA Workshop FieldProgrammable Gate Arra\s, 1994.
147. Paradigm RP. Frcmont,"CA: Zycad Corp., 1994.
148. Data Book. San Jose, CA: Altéra Corp., 1993.