An industrial view of electronic design automation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 19, Issue 12, 2000, Pages 1428-1447

  MacMillen, Don ^a  

^a SYNOPSYS INC   (United States)

Author keywords

Emulation; Formal verification; High level synthesis; Logic synthesis; Physical synthesis; Placement; Routing; RTL synthesis; Simulation; Simulation acceleration; Testing; Verification

Indexed keywords

ALGORITHMS; COMPUTER AIDED DESIGN; COMPUTER SIMULATION; DESIGN FOR TESTABILITY; FIELD PROGRAMMABLE GATE ARRAYS;

ELECTRONIC DESIGN AUTOMATION (EDA);

INTEGRATED CIRCUIT LAYOUT;

EID: 0034428916     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.898825     Document Type: Article

References (121)

1. D. F. Ackerman, M. H. Decker, J. J. Gosselin, K. M. Lasko, M. P. Müllen, R. E. Rosa, E. V. Valera, and B. Wile, "Simulation of IBM enterprise system/9000 models 820 and 900," IBM J. Res. Develop.. vol. 36, no. 4, pp. 751-764, July 1992.
2. P. N. Agnew and M. Kelly, "The VMS algorithm," IBM System Products Div. Lab., Endicott, NY, Tech Rep. TR01.1338, 1970.
3. S. B. Akers, "On the use of the linear assignment algorithm in module placement," in Proc. ACM/IEEE Design Automation Conf., 1981.
4. S. Al-Ashari. (1999, Jan.) System verification from the ground up. Integrated Syst. Design [Online]. Available: http://www.isdmag.com/Editorial/1999/coverstory9901 .html
5. C. J. Alpert and A. B. Kahng. (1995) Recent developments in netlist partitioning: A survey. Integration: VLSIJ. [Online], vol (1-2), pp. 1-81. Available: http://vlsicad.cs.ucla.edu/ cheese/survey.html
6. C. Azar and M. Butts, "Hardware accelerator picks up the pace across full design cycle," Electron. Design, Oct. 17, 1985.
7. J. Babb, R. Tessier, and A. Agarwal, "Virtual wires: Overcoming pin limitations in FPGA-based logic emulators," presented at the IEEE Workshop on FPGAs for Custom Computing Machines, Apr. 1993.
8. M. L. Bailey and L. Snyder, "An empirical study of on-chip parallelism," in Proc. 25th Design Automation Conf.: IEEE, June 1988, pp. 160-165.
9. D. K. Beece, G. Deibert, G. Papp, and F. Villante, "The IBM engineering verification engine," in Proc. 25th Design Automation Conf. : IEEE, June 1988, pp. 218-224.
10. C. G. Bell and A. Newell, Computer Structures: Readings and Examples. New York: McGraw-Hill, 1971.
11. T. Blank, "A survey of hardware accelerators used in computer-aided design," IEEE Design Test, pp. 21-39, Aug. 1984.
12. J. P. Blanks, "Near-optimal placement using a quadratic objective function," in Proc. IEEE Design Automation Conf., 1985, pp. 609-615.
13. R. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, "MIS, a multiple-level logic optimization system," IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 1062-1081, Nov. 1987.
14. R. K. Brayton, R. Camposano, G. DeMichelli, R. H. J. M. Otten, and J. T. J. van Eijndhoven, "The Yorktown silicon compiler system," in Silicon Compilation, D. Gajski, Ed. Reading, MA: Addison-Wesley, 1988.
15. K. S. Brace, R. L. Rudell, and R. E. Bryant, "Efficient implementation of a BDD package," in Proc. ACM/IEEE Design Automation Conf., June 1990, pp. 40-45.
16. R. K. Brayton andG. D. Hachtel, et al., "VIS: A system for verification and synthesis," UC Berkeley Electronics Research Laboratory, Tech. Rep. UCB/ERL M95/104, Dec. 1995.
17. M. A. Breuer, "A class of min-cut placement algorithms," in Proc. ACM/IEEE Design Automation Conf., 1977.
18. L. M. Brocco, S. P. McCormick, and J. Alien, "Macromodeling CMOS circuits for timing simulation," IEEE Trans. Computer-Aided Design, vol. 7, pp. 1237-1249, Dec. 1988.
19. S. Brown, R. Francis, J. Rose, and Z. Vranesic, Field-Programmable Gate Arrays. Boston: Kluwer, 1992.
20. R. E. Bryant, "Graph-based algorithms for Boolean function manipulation," IEEE Trans. Comput., vol. C-35, pp. 677-691, Aug. 1986.
21. M. Burstein and R. Pelavin, "Hierarchical channel router," in Proc. ACM/IEEE Design Automation Conf., 1977.
22. M. Butts, "lOx, lOOx and lOOOx speed-ups in computers: What constraints change in CAD?," presented at the Panel Session 2, IEEE/ACM Int. Conf.Computer-Aided Design, 1989.
23. M. Butts, J. Batcheller, and J. Varghese, "An efficient logic emulation system," in Proc. IEEE Conf.Computer Design, Oct. 1992,pp. 138-141.
24. M. Butts, "Emulators," in Encyclopedia of Electrical and Electronics Engineering. New York: Wiley, 1999.
25. R. Camposano and W. Wolf, Eds., High-level VLSI Synthesis. Boston, MA: Kluwer Academic, 1991.
26. P. W. Case, M. Correia, W. Gianopulos, W. R. Heller, H. Ofek, T. C. Raymond, R. L. Simek, and C. B. Stieglitz, "Design automation in IBM," IBMJ. Res. Develop., vol. 25, no. 5, pp. 631-645, Sept. 1981.
27. K. M. Chandy and J. Misra, "Asynchronous distributed simulation via a sequence of parallel computations," Commun. ACM, vol. 24, no. 11, pp. 198-206, Apr. 1981.
28. D. Chapiro. (1999, May) Testbench vs. high-level languages for verification. Electron. Syst. Technol. Design [Online]. Available: http://www.computer-design.com/Editorial/1999/05/0599testbench_vs_high.html
29. D. Chapiro, "Verification myths-Automating verification using testbench languages," Electron. Eng., Sept. 1999.
30. K. A. Chen, M. Feuer, H. H. Khokhani, N. Nan, and S. Schmidt, "The chip layout problem: An automatic wiring procedure," in Proc. ACM/IEEE Design Automation Conf., 1977.
31. D. R. Chowdhury, H. Chaudhry, and P. Eichenberger, "Mixed 2-41 state simulation in VCS," presented at the IEEE Int. Verilog Conf., Santa Clara, CA, 1997.
32. E. M. Clarke, O. Grumberg, K. L. McMillan, and X. Zhao, "Efficient generation of counterexamples and witnesses in symbolic model checking," in Proc. 32nd Design Automation Conf.: IEEE, June 1995, pp. 427-432.
33. E. M. Clarke and R. P. Kurshan, "Computer-aided verification," in IEEE Spectrum, Mag.: IEEE, June 1996, pp. 61-67.
34. G. W. Clow, "A global routing algorithm for general cells," in Proc. ACM/IEEE 21st Design Automation Conf., 1984, pp. 45-51.
35. O. Coudert, R. Haddad, and S. Manne, "New algorithms for gate sizing: A comparative study," in Proc. 33rd ACM/IEEE Design Automation Conf., 1996, pp. 734-739.
36. J. Darringer, W. Joyner, L. Berman, and L. Trevillyan, "LSS: Logic synthesis through local transformations," IBM J. Res. Develop., vol. 25, no. 4, pp. 272-280, July 1981.
37. Dataquest, , San Jose, CA, Application Specific Programmable Products: The Coming Revolution in System Integration: ASIC-WW-PP9811.
38. G. DeMicheli and A. Sangiovanni-Vincentelli, "PLEASURE: A computer program for simple/multiple constrained/unconstrained folding of programmable logic arrays," in Proc. ACM/IEEE Design Automation Conf., 1983, pp. 530-537.
39. G. De Micheli, Synthesis and Optimization of Digital Circuits. San Francisco, CA: McGraw-Hill, 1994.
40. M. M. Denneau, "The Yorktown simulation engine," in Proc. 19th Design Automation Conf.: IEEE, June 1982.
41. D. N. Deutsch, "A 'dogleg' channel router," in Proc. ACM/IEEE Design Automation Conf., 1976.
42. S. Devadas, A. Ghosh, and K. Keutzer, Logic Synthesis. San Francisco, CA: McGraw-Hill, 1994.
43. A. Dewey, "The VHSIC hardware description language (VHDL) program," in Proc. 2lst Design Automation Conf.: IEEE, June 1984, pp. 556-7.
44. A. E. Dunlop, et at., "Chip layout optimization using critical path weighting," in Proc. ACM/IEEE Design Automation Conf., 1984, pp. 133-136.
45. L. N. Dünn, "IBM's engineering design system support for VLSI design and verification," IEEE Design Test, Feb. 1984.
46. K. Eckl, J. C. Madre, P. Zepter, and C. Legl, "A practical approach to multiple-class retiming," in Proc. 36th ACM/IEEE Design Automation Conf., June 1999, pp. 237-242.
47. E. B. Eichelberger and T. W. Williams, "A logic design structure for LSI testability," in Proc. 14th Design Automation Conf., New Orleans, LA, June 1977, pp. 462-468.
48. R. D. Eldred, "Test routines based on symbolic logical statements," presented at the Association, Aug. 11-13, 1958, pp. 33-36.
49. C. M. Fiduccia and R. M. Mattheyses, "A linear-time heuristic for improving network partitions," in Proc. IEEE Design Automation Conf., 1982, pp. 175-181.
50. R. Fisher, "A multipass, multialgorithm approach to PCB routing," in Proc. ACM/IEEE Design Automation Conf., 1978.
51. J. Gateley, et al, "UltraSPARC-1 emulation," in Proc. 32nd Design Automation Conf.: IEEE, June 1995, pp. 13-18.
52. A. Ghosh, S. Liao, and J. Kunkel, "Hardware synthesis from C/C++," presented at the Design Automation and Test in Europe, Munich, Germany, 1999.
53. D. Gregory, K. Bartlett, A. De Geus, and G. Hactel, "Socrates: A system for automatically synthesizing and optimizing combinational logic," in DAC, Proc. 23rd Design Automation Conf., 1986, pp. 79-85.
54. B. Gregory, "HDL synthesis pitfalls and how to avoid them," in Synopsys Methodology Notes. Mountain View, CA: Synopsys, Sept. 1991, vol. 1.
55. B. Gregory, D. MacMillen, and D. Fogg, "ISIS: A system for performance-driven resource sharing," in Proc. 29th ACM/IEEE Design Automation Conf., 1992, pp. 285-290.
56. G. Hactel, M. Lightner, R. Jacoby, C. Morrison, and P. Moceyunas, "Bold: The boulder optimal logic design system," in Hawaii Int. Symp. Systems Sciences, 1988.
57. F. O. Hadlock, "A shortest path algorithm for grid graphs," Networks, vol. 7, pp. 323-334, 1977.
58. D. W. Hightower, "A solution to line-routing problems on the continuous plane," in Proc. IEEE Design Automation Conf., 1969.
59. D. Hill and W. van Cleemput, "SABLE: A tool for generating structured, multilevel simulations," in Proc. 16th Design Automation Conf.: IEEE, June 1979.
60. D. Hill and D. Coelho, Multi-Level Simulation for VLSI Design. Boston, MA: Kluwer Academic, 1986.
61. S. Hong, R. Cain, and D. Ostapko, "MINI : A heuristic approach for logic minimization," IBM J. Res. Develop., vol. 18, pp. 443-4158, Sept. 1974.
62. M. Keating and P. Bricuad, Reuse Methodology Manual for System on a Chip, 2nd ed: Kluwer Academic, 1999.
63. B. W. Kernighan and S. Lin, "An efficient heuristic procedure for partitioning graphs," Bell Syst. Tech. J., pp. 291-307, 1970.
64. K. Keutzer and D. Sylvester, "Getting to the bottom of deep submicron," in IEEE/ACM Int. Conf.Computer-Aided Design, 1998.
65. T. Kim, W. Jao, and S. Tjiang, "Arithmetic optimization using carrysave-adders," in Proc. ACM/IEEE 35th Design Automation Conf., 1998, pp. 433-438.
66. S. Kirkpatrick, C. Gelatt, and M. Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, p. 671, May 12, 1983.
67. J. M. Kleinhans, et al., "Gordian: VLSI placement by quadratic programming and slicing optimization," IEEE Trans. Computer-Aided Design, vol. 10, pp. 356-365, Mar. 1991.
68. D. Knapp, T. Ly, D. MacMillen, and R. Miller, "Behavioral synthesis methodology for HDL-based specification and validation," in Proc. 32nd ACM/IEEE Design Automation Conf., June 1995, pp. 286-291.
69. A. Kobayashi, S. Matsue, and H. Shiba, "Flip-flop circuit with FLT capability" (in Japanese), in Proc. IECEO Conf., 1968, p. 692.
70. B. Köenemann et al., "Delay test: The next frontier for LSSD test systems," in Proc. Int. Test Conf., 1989, pp. 578-587.
71. S. Krishnamoorthy and F. Mailhot, "Boolean matching of sequential elements," in Proc. 31st ACM/IEEE Design Automation Conf., 1994, pp. 691-697.
72. C. Y. Lee, "An algorithm to path connections and its applications," IRE Trans. Electron. Comput., pp. 346-365, Sept. 1961.
73. C. E. Leiserson and J. B. Saxe, "Retiming synchronous circuitry," Algorithmica, vol. 6, no. 1, pp. 5-35, 1991.
74. S. Liao, S. Tjiang, and R. Gupta, "An efficient implementation of reactivity for modeling hardware," in Proc. ACM/IEEE 34th Design Automation Conf., 1997, pp. 70-75.
75. Y.-L. Lin, "Recent developments in high-level synthesis," (Survey Paper), ACM Trans. Design Automation of Elec. Sys., vol. 2, no. 1, pp. 2-21, Jan. 1997.
76. T. Ly, D. Knapp, R. Miller, and D. MacMillen, "Scheduling using behavioral templates," in Proc. 32nd ACM/IEEE Design Automation Conf., June 1995, pp. 101-106.
77. D. MacMillen and T. Schaefer, "A comparison of CMOS delay models," VLSI Technology, Internal Tech. Rep. (Design Technology Display File 48), 1988.
78. E. McCluskey, "Minimization of Boolean functions," Bell Syst. Tech. J., vol. 35, pp. 1417-1444, Nov. 1956.
79. M. C. McFarland, A. C. Parker, and R. Camposano, "The high-level synthesis of digital systems," Proc. IEEE, vol. 78, pp. 301-318, Feb. 1990.
80. A. R. McKay, "Comment on computer-aided design: Simulation of digital design logic," IEEE Trans. Comput., vol. C-18, p. 862, Sept. 1969.
81. K. L. McMillan, "Symbolic model checking: An approach to the state explosion problem," Ph.D. dissertation, Carnegie Mellon Univ., Pittsburgh, PA, 1992.
82. R. Miller, D. MacMillen, T. Ly, and D. Knapp, "Behavioral synthesis links to logic synthesis," U.S. Patent 6026219, Feb. 15, 2000.
83. G. J. Parasch and R. L. Price, "Development and application of a designer oriented cyclic simulator," in Proc. 13th Design Automation Conf.: IEEE, June 1976, pp. 48-53.
84. E. S. Park, M. R. Mercer, and T. W. Williams, "Statistical delay fault coverage and defect level for delay faults," in Proc. 1988Int. Test Conf., Washington, DC, September 1988, pp. 492-499.
85. E. S. Park, B. Underwood, and M. R. Mercer, "Delay testing quality in timing-optimized designs," in Proc. 1991 IEEE Int. Test Conf., Nashville, TN, October 1991, pp. 897-905.
86. G. Persky, D. N. Deutsch, and D. G. Schweikert, "LTX-A system for the directed automatic design of LSI circuits," in Proc. ACM/IEEE Design Automation Conf., 1976.
87. E. B. Pitty, D. Martin, and H.-K. T. Ma, "A simulation-based protocoldriven scan test design rule checker," in Proc. Int. Test Conf., 1994, pp. 999-1006.
88. C. Pixley, "Integrating model checking into the semiconductor design flow," Electron. Syst., pp. 67-74, March 1999.
89. B. T. Preas and W. M. van Cleemput, "Placement algorithms for arbitrarily shaped blocks," in Proc. IEEE Design Automation Conf., 1979.
90. W. Quine, "The problem of simplifying truth functions," American Math. Monthly, vol. 59, pp. 521-531, 1952.
91. J. Reed, A. Sangiovanni-Vincentelli, and M. Santamauro, "A new symbolic channel router: Yacr2," IEEE Trans. Computer-Aided Design, vol. 4, pp. 203-219, Mar. 1985.
92. W. Roelandts, "DesignCon keynote speech," EE Times, Feb. 3, 2000.
93. J. P. Roth, "Diagnosis of automata failures: A calculus and a method," IBM J. Res. Dev., vol. 10, no. 4, pp. 278-291, July 1966.
94. R. Rudell, "Dynamic variable ordering for ordered binary decision diagrams," in Digest of Tech. Papers, IEEE/ACM Int. Conf.Computer Aided Design-93, 1993, pp. 42-47.
95. R. Rudell, "Tutorial: Design of a logic synthesis system," in Proc. 33rd ACM/IEEE Design Automation Conf., 1996, pp. 191-196.
96. S. Sample, M. D'Amour, and T. Payne, "Apparatus for emulation of electronic hardware systems," U.S. Patent 5 109353, 1992.
97. M. Santarini, "RTL: Avanced by three companies," in EE Times: CMP Media Inc., Jan. 2000.
98. C. Sechen and A. Sangiovanni-Vincentelli, "The TimberWolf placement and routing package," presented at the Custom Integrated Circuits Conf., Rochester, NY, May 1984.
99. R. Segal, "Bdsyn: Logic description translator; BDSIM: Switch level simulator," Masters thesis, Univ. California, Berkeley, CA, May 1987.
100. N. Shenoy and R. Rudell, "Efficient implementation of retiming," in IEEE/ACM Int. Conf.Computer-Aided Design, Nov. 1994, pp. 226-233.
101. N. Shenoy, "Retiming: Theory and practice," Integration, VLSIJ., p. 22, 1997.
102. N. Shenoy, M. lyer, R. Damiano, K. Harer, H.-K. Ma, and P. Thilking, "A robust solution to the timing convergence problem in high-performance design," in Proc. IEEE Int. Conf. Computer Design, 1999, pp. 250-257.
103. N. Sherwani, Algorithms for VLSI Physical Design Automation, 3rd ed. Boston, MA: Kluwer Academic, 1999.
104. Semiconductor Industry Association (SIA), , San Jose, CA, "The international technology roadmap for semiconductors,", 1999.
105. G. L. Smith, R. J. Bahnsen, and H. Halliwell, "Boolean comparison of hardware and flowcharts," IBM J. Res. Develop., vol. 26, no. 1, pp. 106-116, January 1982.
106. R. J. Smith II, "Fundamentals of parallel logic simulation," in Proc. 23rd Design Automation Conf.: IEEE, June 1986, pp. 2-12.
107. S. Smith and D. Black, "Pushing the limits with behavioral compiler,", Mountain View, CA, White Paper. Available: http://www.sysopsys.com, May 1999.
108. L. Soule and A. Gupta, "An evaluation of the Chandy-Misra-Bryant algorithm for digital logic simulation," ACM Trans. Modeling Comput. Simulât., vol. 1, no. 4, pp. 308-347, October 1991.
109. I. Sutherland, B. Sproull, and D. Harris, Logical Effort: Designing Fast CMOS Circuits. San Francisco, CA: Morgan Kaufmann, 1999.
110. Synopsys Test Compiler Manual, Mountain View, CA, 1990.
111. (1998) Multimillion-gate ASIC verification. Synopsys, Inc., Mountain View, CA. [Online]. Available: http://www.synopsys.com/products/staticverif/staticver_wp.html
112. (1998) Formal verification equivalence checker methodology backgrounder. Synopsys, Inc., Mountain View, CA. [Online]. Available: http://www.synopsys.com/products/verification/formality_bgr.html
113. (1999) Balancing your design cycle, a practical guide to HW/SW co-verification. Synopsys, Inc., Mountain View, CA. [Online]. Available: http://www.synopsys.com/products/hwsw/practical_guide.html
114. S. A. Szygenda, "TEGAS2-Anatomy of a general purpose test generation and simulation system," in Proc. 9th Design Automation Conf. : IEEE, June 1972, pp. 117-127.
115. D. E. Thomas and P. R. Moorby, The Verilog Hardware Description Language. Boston, MA: Kluwer Academic, 1991.
116. R. Tsay, E. S. Kuh, and C. P. Hsu, "PROUD: A fast sea-of-gates placement algorithm," in Proc. IEEE Design Automation Conf., 1988, pp. 318-323.
117. T. Uehara and W. M. van Cleemput, "Optimal layout of CMOS functional arrays," in Proc. IEEE Design Automation Conf., 1979.
118. A. Wang, "Algorithms for multilevel logic optimization," Ph.D. dissertation, Univ. California, Berkeley, CA, 1989.
119. N. Weste, "Virtual grid symbolic layout," in Proc. ACM/IEEE Design Automation Conf., 1981.
120. T. W. Williams, R. H. Dennard, R. Kapur, M. R. Mercer, and W. Maly, "Iddq test: Sensitivity analysis of scaling," in Int. Test Conf., 1996, pp. 786-792.
121. A. Yamada, N. Wakatsuki, T. Fukui, andS. Funatsu, "Automatic systemlevel test generation and fault location for large digital systems," in Proc. 12th Design Automation Conf., Boston, MA, June 1975, pp. 347-352.