Quasi-static scheduling of independent tasks for reactive systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 24, Issue 10, 2005, Pages 1492-1513

  Cortadella, Jordi ^a,b   Kondratyev, Alex ^a,c   Lavagno, Luciano ^a,c,d   Passerone, Claudio ^a,d   Watanabe, Yosinori ^a,c  

^a IEEE   (Spain)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^c CADENCE DESIGN SYSTEMS   (United States)

^d POLITECNICO DI TORINO   (Italy)

Author keywords

Petri nets; Reactive systems; Scheduling; Software synthesis; Specification languages

Indexed keywords

CONCURRENT TASKS; REACTIVE SYSTEMS; SOFTWARE SYNTHESIS;

COMPUTER OPERATING SYSTEMS; MATHEMATICAL MODELS; PETRI NETS; SCHEDULING;

COMPUTER SOFTWARE;

EID: 27144501480     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.852038     Document Type: Article

References (22)

1. G. Arrigoni, L. Duchini, L. Lavagno, C. Passerone, and Y. Watanabe, "False path elimination in quasi-static scheduling," in Proc. Design Automation and Test Europe Conf., Paris, France, Mar. 2002, pp. 964-970.
2. N. C. Audsley, A. Burns, R. I. Davis, K. W. Tindell, and A. J. Wellings, "Fixed priority pre-emptive scheduling: An historical perspective," Real-Time Syst., vol. 8, no. 2/3, pp. 173-198, 1995.
3. J. Buck, "Scheduling dynamic dataflow graphs with bounded memory using the token flow model," Ph.D. dissertation, Dept. Elect. Eng. Comput. Sci., Univ. California, Berkeley, 1993.
4. J. T. Buck, "Static scheduling and code generation from dynamic dataflow graphs with integer valued control streams," in Proc. 28th Asilomar Conf. Signals, Systems, and Computers, Pacific Grove, CA, Oct. 1994, pp. 508-513.
5. J. Cortadella, A. Kondratyev, L. Lavagno, M. Massot, S. Moral, C. Passerone, Y. Watanabe, and A. Sangiovanni-Vincentelli, "Task generation and compile-time scheduling for mixed data-control embedded software," in Proc. 37th Design Automation Conf., Los Angeles, CA, Jun. 2000, pp. 489-494.
6. J. Cortadella, A. Kondratyev, L. Lavagno, A. Taubin, and Y. Watanabe, "Quasi-static scheduling for concurrent architectures," Fundam. Inform., vol. 62, no. 2, pp. 171-196, 2004.
7. E. A. de Kock, G. Essink, W. J. M. Smits, P. van der Wolf, J.-Y. Brunel, W. M. Kruijtzer, P. Lieverse, and K. A. Vissers, "YAPI: Application modeling for signal processing systems," in Proc. 37th Design Automation Conf., Los Angeles, CA, Jun. 2000, pp. 402-405.
8. N. Halbwachs, Synchronous Programming of Reactive Systems. Norwell, MA: Kluwer, 1993.
9. D. Har'el, H. Lachover, A. Naamad, A. Pnueli et al., "STATEMATE: A working environment for the development of complex reactive systems," IEEE Trans. Softw. Eng., vol. 16, no. 4, pp. 403-414, Apr. 1990.
10. C. A. R. Hoare, Communicating Sequential Processes, ser. International Series in Computer Science. Englewood Cliffs, NJ: Prentice-Hall, 1985.
11. G. Kahn, "The semantics of a simple language for parallel programming," in Proc. Int. Federation Information Processing (IFIP) Congr., Stockholm, Sweden, Aug. 1974, pp. 471-475.
12. E. A. Lee and D. G. Messerschmitt, "Static scheduling of synchronous data flow graphs for digital signal processing," IEEE Trans. Comput., vol. C-36, no. 1, pp. 24-35, Jan. 1987.
13. B. Lin, "Software synthesis of process-based concurrent programs," in Proc. 35th ACM/IEEE Design Automation Conf., San Francisco, CA, Jun. 1998, pp. 502-505.
14. C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming in a hard-real-time environment," J. Assoc. Comput. Mach., vol. 20, no. 1, pp. 46-61, Jan. 1973.
15. H. Mathony, "Universal logic design algorithm and its application to the synthesis of two-level switching circuits," Inst. Elect. Eng. Proc., vol. 136, pt. E, no. 3, pp. 171-177, May 1989.
16. T. Murata, "Petri Nets: Properties, analysis and applications, " Proc. IEEE, vol. 77, no. 4, pp. 541-580, Apr. 1989.
17. T. M. Parks, "Bounded scheduling of process networks," Dept. Elect. Eng. Comput. Sci., Univ. California, Berkeley, Tech. Rep. UCB/ERL 95/105, Dec. 1995.
18. M. Sgroi, L. Lavagno, Y. Watanabe, and A. Sangiovanni-Vincentelli, "Synthesis of embedded software using free-choice Petri nets," in Proc. 36th ACM/IEEE Design Automation Conf., New Orleans, LA, Jun. 1999, pp.805-810.
19. K. Strehl, L. Thiele, D. Ziegenbein, R. Ernst et al., "Scheduling hardware/software systems using symbolic techniques," in Proc. Int. Workshop Hardware/Software Codesign, Rome, Italy, 1999, pp. 173-177.
20. F. Thoen, M. Cornero, G. Goossens, and H. De Man, "Real-time multi-tasking in software synthesis for information processing systems," in Proc. Int. System Synthesis Symp., Cannes, France, 1995, pp. 48-53.
21. P. van der Wolf, P. Lieverse, M. Goel, D. L. Hei, and K. Vissers, "An MPEG-2 decoder case study as a driver for a system level design methodology," in Proc. 7th Int. Workshop Hardware/Software Codesign, Rome, Italy, May 1999, pp. 33-37.
22. P. Wauters, M. Engels, R. Lauwereins, and J. A. Peperstraete, "Cyclodynamic dataflow," in Proc. 4th EUROMICRO Workshop Parallel and Distributed Processing, Braga, Portugal, Jan. 1996, pp. 319-326.