A framework for compiler driven design space exploration for embedded system customization

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3321, Issue , 2004, Pages 395-406

  Palem, Krishna V ^a   Chakrapani, Lakshmi N ^a   Yalamanchili, Sudhakar ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTING POWER; COST ENGINEERING; GLOBAL OPTIMIZATION; PROGRAM COMPILERS; DECISION MAKING; GREEN COMPUTING;

CUSTOM SOLUTIONS; CUSTOMISATION; DESIGN SPACE EXPLORATION; DESIGN SPACES; EMBEDDED COMPUTING; EMBEDDED-SYSTEM; NON RECURRING ENGINEERING; POWER PERFORMANCE; REAL TIME BEHAVIOR; STRINGENTS; COMPILER OPTIMIZATIONS; ITS APPLICATIONS; PARAMETRIC REPRESENTATIONS; TIME-TO-MARKET WINDOW;

EMBEDDED SYSTEMS;

EID: 35048901468     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-30502-6_29     Document Type: Article

References (35)

1. Celoxica: http://www.celoxica.com/.
2. Impulse accelerated technologies: http://www.impulsec.com/.
3. LSI logic rapid chip platform ASIC: http://www.lsilogic.com/products/rapidchip_ platform_asic/.
4. Quicksilver technology: http://www.qstech.com/.
5. Stretch inc. http://www.stretchinc.com/.
6. Tensilica: http://www.tensilica.com/.
7. M. Baleani, F. Gennari, Y. Jiang, R. B. Y. Patel, and A. Sangiovanni-Vincentelli. HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform. Proceedings of the tenth international symposium on Hardware/software codesign, pages 151 - 156, 2002.
8. M. Baron. Stretching performance. Microprocessor Report, 18, Apr. 2004.
9. S. Carr, K. S. McKinley, and C.-W. Tseng. Compiler optimizations for improving data locality. Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, 1994.
10. T. M. Chilimbi, B. Davidson, and J. R. Larus. Cache-conscious structure definition. Proceedings of the ACM SlGPLAN 99 Conference on Programming Language Design and Implementation, 1999.
11. R. Goering. C design goes soft: EETimes: http://www.eetimes.com/story/oeg20010423s003, Apr. 2001.
12. C. R. Hardnett, A. Jayaraj, T. Kumar, K. V. Palem, and S. Yalamanchili. Compiling stream kernels for polymorphous computing architectures. The Twelfth International Conference on Parallel Architectures and Compilation Techniques, 2003.
13. H. Jones. How to slow the design cost spiral. Electronic design Chaing: http://www.designchain.com, Sept. 2002.
14. J. Liao, W. Wong, and M. Tulika. A model for hardware realization of kernel loops. Proc. of 13th International Conference on Field Programmable Logic and Application, Lecture Notes of Computer Science, 2778, Sept. 2003.
15. B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins. Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling. Design, Automation and Test in Europe Conference and Exhibition, 2003.
16. W. mei W. Hwu, R. E. Hank, D. M. Gallagher. S. A. Mahlke, D. M. Lavery, G. E. Haab. J. C. Gyllenhaal, and D. I. August. Compiler technology for future microprocessors. Proceedings of the IEEE, 83(12), Dec. 1995.
17. K. Palem, S. Talla, and W. Wong. Compiler optimizations for adaptive epic processors. First International Workshop on Embedded Software, Lecture Notes of Computer Science, 2211, Oct. 2001.
18. K. V. Palem. C-based architecture assembly supports custom design: EETimes: http://www.eet.com/in_focus/embedded_systems/oeg20020208s0058, Feb. 2002.
19. K. V. Palem, D. S. Fussell, and A. J. Welch. High level optimization in a silicon compiler. Department of Computer Sciences, Technical Report No 215, University of Texas, Austin, Texas, Nov. 1982.
20. K. V. Palem and R. M. Rabbah. Data remapping for design space optimization of embedded cache systems. Georgia Institute of Technology, College of Computing Technical Report, (GIT-CC-02-10), 2002.
21. K. V. Palem, R. M. Rabbah, V. M. III, P. Korkmaz, and K. Puttaswamy. Design space optimization of embedded memory systems via data remapping. Proceedings of the Languages, Compilers, and Tools for Embedded Systems and Software and Compilers for Embedded Systems (LCTES-SCOPES), June 2002.
22. K. V. Palem, S. Talla, and P. W. Devaney. Adaptive explicitly parallel instruction computing. Proceedings of the 4th Australasian Computer Architecture Conference, Jan. 1999.
23. R. M. Rabbah and K. V. Palem. Data remapping for design space optimization of embedded memory systems. In ACM Transactions on Embedded Computing Systems (TECS), 2(2), 2003.
24. B. R. Rau and M. Schlansker. Embedded computing: New directions in architecture and automation. HP Labs technical report: HPL-2000-115, 2000.
25. K. Sankaralingam, R. Nagarajan, H. Liu, J. Huh, C. Kim, D. Burger, S. Keckler, and C. Moore. Exploiting ilp, tlp, and dlp using polymorphism in the trips architecture. 30th Annual International Symposium on Computer Architecture (ISCA), 2003.
26. S.-B. Scholz. Single assignment c - efficient support for high-level array operations in a functional setting. Journal of Functional Programming, 13(6), 2003.
27. R. Schreiber, S. Aditya, S. Mahlke, V. Kathail, B. R. Rau, D. Cronquist, and M. Sivaraman. Pico-npa: High-level synthesis of nonprogrammable hardware accelerators. HP Labs technical report: HPL-2001-249, 2001.
28. R. Schreiber, S. Aditya, B. R. Rau, V. Kathail, S. Mahlke, S. Abraham, and G. Snider. High-level synthesis of nonprogrammable hardware accelerators. HP Labs technical report: HPL-2000-31, 2000.
29. S. P. Seng, K. V. Palem, R. M. Rabbah, W.-F. Wong, W. Luk, and P. Cheung. Pd-xml: Extensible markup language for processor description. In Proceedings of the IEEE International Conference on Field-Programmable Technology (ICFPT), Dec. 2002.
30. B. So, M. W. Hall, and P. C. Diniz. A compiler approach to fast hardware design space exploration in fpga based systems. ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), 2002.
31. S. Talla. Adaptive Explicitly Parallel Instruction Computing. PhD thesis, New York University, Department of Computer Science, 2000.
32. S. VanderWiel and D. J. Lilja. Data prefetch mechanisms. ACM Computing Surveys (CSUR), 32(2), June 2000.
33. E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A. Agarwal. Baring it all to software: Raw machines. IEEE Computer, Sept. 1997.
34. M. E. Wolf and M. S. Lam. A loop transformation theory and an algorithm to maximize parallelism. Proceedings of the IEEE Transactions on Parallel and Distributed Systems, 2(4), Oct. 1991.
35. B. Zahiri. Structured asics: Opportunities and challenges. 21st International Conference on Computer Design, 2003.