Hardware-software co-design of embedded reconfigurable architectures

Proceedings-Design Automation Conference

Volumn , Issue , 2000, Pages 507-512

  Li, Yanbing ^a   Callahan, Tim ^a,b   Darnell, Ervan ^a,c   Harr, Randolph ^a   Kurkure, Uday ^a   Stockwood, Jon ^a  

^a SYNOPSYS INC   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c Silicon Spice   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BUFFER STORAGE; C (PROGRAMMING LANGUAGE); COMPUTER ARCHITECTURE; COMPUTER HARDWARE DESCRIPTION LANGUAGES; PARALLEL PROCESSING SYSTEMS; PROGRAM COMPILERS; PROGRAM PROCESSORS; RANDOM ACCESS STORAGE; RESPONSE TIME (COMPUTER SYSTEMS);

CENTRAL PROCESSING UNIT; NIMBLE COMPILER; RECONFIGURABLE ARCHITECTURE;

EMBEDDED SYSTEMS;

EID: 0033720597     PISSN: 0738100X     EISSN: None     Source Type: Journal    
DOI: 10.1109/DAC.2000.855363     Document Type: Article

References (13)

1. T. J. Callahan J. Wawrzynek Instruction level parallelism for reconfigurable computing Proc. 8 Intl. Workshop on Field-Programmable Logic and Applications Proc. 8 Intl. Workshop on Field-Programmable Logic and Applications 1998-Sept.
2. B. Dave G. Lakshminarayana N. Jha COSYN: hardware-software co-synthesis of embedded systems Proc. 34th Design Automation Conference Proc. 34th Design Automation Conference 1997
3. R. P. Dick N. K. Jha Cords: hardware-software cosynthesis of reconfigurable real-time distributed embedded systems Proc. Intl. Conference on Computer-Aided Design Proc. Intl. Conference on Computer-Aided Design 1998
4. R. Ernst J. Henkel T. Benner Hardware-software cosynthesis for microcontrollers IEEE Design and Test of Computers 10 4 64 75 Dec. 1993
5. R. Gupta G. De Micheli Hardware-software cosynthesis for digital systems IEEE Design and Test of Computers 10 3 29 41 Sept. 1993
6. J. R. Hauser J. Wawrzynek Garp: A MIPS processor with a reconfigurable coprocessor Proc. FCCM '97 Proc. FCCM '97 1997
7. A. Kalavade E. A. Lee A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem Proc. International Workshop on Hardware-software Co-design 42 48 Proc. International Workshop on Hardware-software Co-design 1994
8. M. Kaul An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of DSP applications Proc. 36 Design Automation Conference Proc. 36 Design Automation Conference 1999
9. Y. Li W. Wolf Hardware/software co-synthesis with memory hierarchies IEEE Transactions on CAD 18 10 1405 1417 Oct. 1999
10. S. Prakash A. Parker SOS: synthesis of application-specific heterogeneous multiprocessor systems Journal of Parallel and Distributed Computing 16 338 351 1992
11. W. Wolf Hardware/software co-design of embedded systems Proceedings of the IEEE July 1994
12. M. B. Gokhale A. Marks Automatic synthesis of parallel programs targeted to dynamically reconfigurable logic arrays Proc. FPL Proc. FPL 1995
13. ACE2 Card Manual 1998 TSI Telsys