Baseband analog front-end and digital back-end for reconfigurable multi-standard terminals

IEEE Circuits and Systems Magazine

Volumn 6, Issue 1, 2006, Pages 8-26

  Campi, Fabio ^b,c   Castello, Rinaldo ^a,e,f   Cesura, Giovanni ^b,g,h   Toma, Mario ^b   Guerrieri, Roberte ^c   Lodi, Andrea ^b,c   Lavagno, Luciano ^d,i   Malcovati, Piero ^a,f  

^a UNIVERSITY OF PAVIA   (Italy)

^b STMICROELECTRONICS   (Italy)

^c UNIVERSITY OF BOLOGNA   (Italy)

^d POLITECNICO DI TORINO   (Italy)

^e European Solid State Circuit Conference (ESSCIRC)   (Italy)

^f IEEE   (Italy)

^g MAX PLANCK INSTITUT FÜR EXTRATERRESTRISCHE PHYSIK   (Germany)

^h New IP and Design Support of the Computer and Peripheral Group of ST Microelectronics

ⁱ Cadence Berkeley Labs   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; CELLULAR RADIO SYSTEMS; CODE DIVISION MULTIPLE ACCESS; GLOBAL POSITIONING SYSTEM; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; LOCAL AREA NETWORKS; MOBILE TELECOMMUNICATION SYSTEMS; MULTIMEDIA SYSTEMS; NETWORK PROTOCOLS; QUALITY OF SERVICE; RADIO; RADIO COMMUNICATION; SECONDARY BATTERIES; TELEVISION; TRANSCEIVERS; VOICE/DATA COMMUNICATION SYSTEMS;

BASEBAND ANALOG FRONT-END; BLUETOOTH; DIGITAL BACK-END; EDGE (E-GPRS), WCDMA (UMTS) AND WLAN (IEEE 802.11A,B,G); FM-RADIO; GSM (WITH EDGE); HIGH-SPEED DATA SERVICES; MULTI-MODE CELLULAR HANDSETS; MULTI-STANDARD TERMINALS;

COMPUTER TERMINALS;

EID: 33645138113     PISSN: 1531636X     EISSN: None     Source Type: Journal    
DOI: 10.1109/MCAS.2006.1607635     Document Type: Review

References (46)

1. J. Rogin, I. Kouchev, and Q. Huang, "A 1.5 V 45 mW direct conversion WCDMA receiver IC In 0.13 μm CMOS," In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC '03), pp. 268-493, Feb. 2003.
2. J. Bouras, S. Bouras, T. Georgantas, N. Haralabidis, G. Kamoulakos, C. Kapnistis, S. Kavadias, Y. Kokolakis, P. Merakos, J. Rudell, S. Plevridis, I. Vassiliou, K. Vavelidis, and A. Yamanaka, "A digitally calibrated 5.15-5.825 GHz transceiver for 802.11a wireless LANs In 0.18 μm CMOS," In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC '03), PP. 352-498, Feb. 2003.
3. K. Gulati and H.S. Lee, "A low-power reconfigurable analog-to-digital converter," IEEE Journal of Solid-State Circuits, vol. 36, no. 12, pp. 1900-1911, Dec.2001.
4. A. Stojcevski, J. Singh, and A. Zayegh, "CMOS ADC with reconfigurable properties for cellular handset," In Proceedings of the IEEE International Workshop on Electronic Design, Test and Applications (DELTA '04), pp. 103-107, Jan. 2004.
5. B.J. Minnis and P.A. Moore, "A highly digitized multimode receiver architecture for 3G mobiles," IEEE Transactions on Vehicular Technology, vol. 52, no. 3, pp. 637-653, May 2003.
6. A. Dezzani and E. Andre, "A 1.2-V dual-mode WCDMA/GPRS LA modulator," In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC '03), pp. 58-59, Feb. 2003.
7. S. Haykin, "Cognitive radio: Brain-empowered wireless communications," IEEE Journal on Selected Areas in Communications, vol. 23, no. 2, pp. 201-220, Feb. 2005.
8. N.J. Drew, D. Williams, M. Dillinger, P. Mangold, T. Farnham, and M. Beach, "Reconfigurable mobile communications: Compelling needs and technologies to support reconfigurable terminals," In Proceedings of the IEEE International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC'00), vol. 1, pp. 484-489, Sep. 2000.
9. X. Li, A.R. Bugeja, and M. Ismail, "A fast and accurate calibration method for high-speed high-resolution pipeline ADC," In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '02), vol. 2, pp. 800-803, May 2002.
10. H.S. Lee, "A 12-bit 600 kS/s digitally self-calibrated pipeline algorithmic ADC," IEEE Journal of Solid-State Circuits, vol. 29, no. 4, pp. 509-515, Apr. 1994.
11. E.B. Blecker, T.M. McDonald, O.E. Erdogan, P.J. Hurst, and S.H. Lewis, "Digital background calibration of an algorithmic analog-to-digital converter using a simplified queue," IEEE Journal Solid-State Circuits, vol. 38, no. 6, pp. 1812-1820, June 2003.
12. H.S. Lee and B.S. Song, "Digital-domain calibration of multistep analog-to-digital converter," IEEE Journal of Solid-State Circuits, vol. 22, no. 4, pp. 1679-1688, Dec. 1992.
13. X. Wang, P.J. Hurst, and S.H. Lewis, "A 12-bit 20-MS/s pipelined ADC with nested digital background calibration," In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC '03), pp. 21-24, Sep. 2003.
14. B. Murmann and B.E. Boser, "A 12b 75MS/S pipeline ADC using openloop residue amplification," In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC '03), pp. 328-497, Feb. 2003.
15. E.J. Siragusa and I. Galton, "Gain error correction technique for pipelined analogue-to-digital converters," Electronics Letters, vol. 37, no. 7, pp. 617-618, Mar. 2000.
16. J. Ming and S. Lewis, "An 8-Bit 80-MSample/s pipeline analog-to-digital converter with background calibration," IEEE Journal of Solid-State Circuits, vol. 36, no. 10, pp. 1489-1497, Oct. 2001.
17. A. Bosi, A. Panigada, G. Cesura, and R. Castello, "An 80 MHz 4× oversampled cascaded Δ∑-pipelined ADC with 75 dB DR and 87 dBSFDR," in IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC '05), Feb. 2005.
18. J. McNeil, M. Coln, and B. Larivee, "A Split-ADC architecture for deterministic digital background calibration of 16b 1MS/s ADC," in IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC '05), Feb. 2005.
19. J. Li and U.K. Moon, "Background calibration techniques for multistage pipeline adcs with digital redundancy," IEEE Transactions on Circuits and Systems II, vol. 50, no. 9, pp. 531-538, Sep. 2003.
20. U.K. Moon and B.S. Song, "Background digital calibration techniques for pipelined ADC's," IEEE Transactions on Circuits and Systems II, vol. 44, no. 2, pp. 102-109, Feb. 1997.
21. I. Galton, "Digital cancellation of D/A converter noise in pipelined A/D converters," IEEE Transactions on Circuits and Systems II, vol. 47, no. 3, pp. 185-196, Mar. 2000.
22. A. Baschirotto, N. Ghittori, P. Malcovati, and A. Vigna, "Design tradeoffs for a 10 Bit, 80 MHz current steering digital-to-analog converter," in Proceedings of the IEEE Northeast Workshop on Circuits and Systems (NEWCAS '04), PP. 249-252, June 2004.
23. Y. Cong and R. L. Geiger, "Formulation of INL and DNL yield estimation in current steering D/A converters," in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '02), vol. 3, pp. 149-152, May 2002.
24. M.J. Pelgrom, A.C. Duinmaijer, and A.P. Welbers, "Matching properties of MOS transistor," IEEE Journal of Solid-State Circuits, vol. 24, no. 10, pp. 1433-1439, Oct. 1989.
25. Tensilica Inc. [Online]. Available: http://www.tensilica.com
26. H. Zhang, V. Prabhu, V. George, M. Wan, M. Benes, A. Abnous, and J.M. Rabaey, "A 1 V hetero-geneus reconfigurable processor IC for base-band wireless applications," in IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC '00), pp. 68-69, Feb. 2000.
27. R. Razdan and M. Smith, "A high-performance microarchitecture with hardware-programmable functional units," in Proceedings of the Annual International Symposium on Microarchitecture, pp. 172-180, Nov. 1994.
28. P. Athanas and H. Silverman, "Processor reconfiguration through instruction-set metamorphosis,"IEEE Computer, vol. 26, no. 3, pp. 11-18, Mar. 1995.
29. R. Wittig and P. Chow, "OneChip: An FPGA processor with reconfigurable logic," in Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 126-135, Mar. 1996.
30. T. Callahan, J. Hauser, and J. Wawrzynek, "The garp architecture and C compiler," IEEE Computer, vol. 33, no. 4, pp. 62-69, Apr. 2000.
31. Atmel FPSLIC. [Online]. Available: http://www.atmel.com/ products/FPSLIC
32. Motorola MRC6011 Reconfigurable Compute Fabric (RCF) Device. [Online]. Available: http://e-www.motorola.com/files/if/cnb/ ASICRCFWP_D.pdf
33. M. Borgatti, F. Lertora, B. Foret, and L. Call, "A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O," IEEE Journal of Solid-State Circuits, vol. 38, no. 3, pp. 521-529, Mar. 2003.
34. D. Patterson and J. Hennessy, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, 1991.
35. A. Lodi, M. Toma, F. Campi, A. Cappelli, R. Canegallo, and R. Guerrieri, "A VLIW processor with reconfigurable instruction set for embedded applications," IEEE Journal of Solid-State Circuits, vol. 38, no. 11, pp. 1876-1886, Nov. 2003.
36. P. Chang, S. Mahlke, W. Chen, N. Water, and W. Hwu, "IMPACT: An architectural framework for multiple-instruction-issue processors," in Proceedings of the 18th Annual Int'l Symposium on Computer Architecture, May 1991, pp. 266-275.
37. A. Lodi, M. Toma, F. Campi, A. Cappelli, R. Canegallo, and R. Guerrieri, "A pipelined configurable gate array for embedded processors," in Proceedings of the ACM/SIGDA International Symposium on FPGA, pp., 21-30, Feb. 2003.
38. A. DeHon, "DPGA-coupled microprocessors: Commodity ICs for the early 21st century," in Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 31-39, Apr. 1994.
39. S. Trimberger, D. Carberry, A. Jhonson, and J. Wong, "Configuration caching techniques for FPGA," in Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 34-49, Apr. 2000.
40. S. Hauck, K.C. Compton, and Z. Li, "A time multiplexed FPGA," in Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 34-40, Apr. 1997.
41. [41 ] A. Lodi, R. Giansante, C. Chiesa, L. Ciccarelli, F. Campi, and M. Toma, "Compact buffered routing architecture," in Lecture Notes in Computer Science, Field-Programmable Logic and Applications, vol. 3203. Springer-Verlag, pp. 179-188, Sep. 2003.
42. A. La Rosa, L. Lavagno, and C. Passerone, "Software development for high-performance, reconfigurable, embedded multimedia systems," IEEE Design and Test of Computers, vol. 22, no. 1, pp. 28-38, Jan. 2005.
43. C. Mucci, C. Chiesa, A. Lodi, M. Toma, and F. Campi, "AC-based algorithm development flow for a reconfigurable processor architecture," in Proceedings of the International Symposium on System-on-Chip, pp. 19-21, Nov. 2003.
44. M. Bocchi, C. De Bartolomeis, C. Mucci, F. Campi, A. Lodi, M. Toma, R. Canegallo, and R. Guerrieri, "A XiRisc-based SoC for embedded DSP for embedded DSP applications," in Proceedings of the IEEE Custom Integrated Circuits Conference (CICC '04), pp. 595-598, Oct. 2004.
45. 3G TS.25.212 V5. 1.0 Multiplexing and Channel Coding (FDD), Technical Specification Group Radio Access Network, 3rd Generation Partnership Project, 2002.
46. M.C. Valenti and J. Sun, "The UMTS turbo code and efficient decoder implementation suitable for software-defined radios," International Journal of Wireless Information Networks, vol. 8, no. 4, pp. 203-216, Apr. 2001.