Data allocation optimization for hybrid scratch pad memory with SRAM and nonvolatile memory

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 21, Issue 6, 2013, Pages 1094-1102

  Hu, Jingtong ^a   Xue, Chun Jason ^b   Zhuge, Qingfeng ^c   Tseng, Wei Che ^a   Sha, Edwin H M ^a,c  

^a The University of Texas at Dallas   (United States)

^b CITY UNIVERSITY OF HONG KONG   (Hong Kong)

^c CHONGQING UNIVERSITY   (China)

Author keywords

Cache; energy; magnetic random access memory (MRAM); nonvolatile memory (NVM); on chip memory; phase change memory; scratch pad memory (SPM)

Indexed keywords

CACHE; ENERGY; MAGNETIC RANDOM ACCESS MEMORY; NON-VOLATILE MEMORY; ON CHIP MEMORY; SCRATCH PAD MEMORY;

ALGORITHMS; EMBEDDED SYSTEMS; ENERGY UTILIZATION; INFORMATION MANAGEMENT; MAGNETIC STORAGE; MRAM DEVICES; PHASE CHANGE MEMORY; STATIC RANDOM ACCESS STORAGE;

CACHE MEMORY;

EID: 84878319935     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2012.2202700     Document Type: Article

References (36)

1. R. Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel, "Scratchpad memory: Design alternative for cache on-chip memory in embedded systems," in Proc. CODES, 2002, pp. 73-78. (Pubitemid 35023413)
2. M. Kandemir, M. J. Irwin, G. Chen, and I. Kolcu, "Banked scratchpad memory management for reducing leakage energy consumption," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design, Nov. 2004, pp. 120-124. (Pubitemid 40449223)
3. M. Hosomi, H. Yamagishi, T. Yamamoto, K. Bessho, Y. Higo, K. Yamane, H. Yamada, M. Shoji, H. Hachino, C. Fukumoto, H. Nagao, and H. Kano, "A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM," in Proc. ISLPED, 2005, pp. 459-462. (Pubitemid 46370888)
4. 5 confined structures and integration of 64 Mb phase-change random access memory," Jpn. J. Appl. Phys., vol. 44, no. 4B, pp. 2691-2695, 2005. (Pubitemid 40892758)
5. P. Zhou, B. Zhao, J. Yang, and Y. Zhang, "A durable and energy efficient main memory using phase change memory technology," in Proc. 36th Annu. Int. Symp. Comput. Arch., 2009, pp. 14-23.
6. B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, "Architecting phase change memory as a scalable DRAM alternative," in Proc. 36th Annu. Int. Symp. Comput. Arch., 2009, pp. 2-13.
7. K. C. Chun, P. Jain, and C. H. Kim, "A 0.9 V, 65 nm logic-compatible embedded DRAM with >1 ms data retention time and 53% less static power than a power-gated SRAM," in Proc. 14th ACM/IEEE Int. Symp. Low Power Electron. Design, Aug. 2009, pp. 119-120.
8. Y. Wang, J. Du, J. Hu, Q. Zhuge, and E. H.-M. Sha, "Loop scheduling optimization for chip-multiprocessors with non-volatile main memory," in Proc. ICASSP, 2012, pp. 1553-1556.
9. Q. Li, Y. Zhao, J. Hu, C. J. Xue, E. H.-M. Sha, and Y. He, "MGC: Multiple graph-coloring for non-volatile memory based hybrid scratchpad memory," in Proc. INTERACT-16, 2012, pp. 1-6.
10. J. Hu, Q. Zhuge, C. J. Xue, W.-C. Tseng, and E. H.-M. Sha, "Optimizing data allocation and memory configuration for non-volatile memory-based hybrid SPM on embedded CMPs," in Proc. HPPAC, 2012, pp. 976-983.
11. J. Hu, C. J. Xue, Q. Zhuge, W.-C. Tseng, and E. H.-M. Sha, "Write activity reduction on non-volatile main memories for embedded chip multi-processors," ACM Trans. Embedded Comput. Syst., vol. 12, no. 3, pp. 9-1-9-25, Apr. 2012.
12. L. Shi, C. J. Xue, J. Hu, W.-C. Tseng, and E. H.-M. Sha, "Write activity reduction on flash main memory via smart victim cache," in Proc. 20th Symp. Great Lakes Symp. VLSI, 2010, pp. 91-94.
13. W.-C. Tseng, C. J. Xue, Q. Zhuge, J. Hu, and E. H.-M. Sha, "Optimal scheduling to minimize non-volatile memory access time with hardware cache," in Proc. 18th IEEE/IFIP VLSI Syst. Chip Conf., Sep. 2010, pp. 131-136.
14. X. Wu, J. Li, L. Zhang, E. Speight, and Y. Xie, "Power and performance of read-write aware hybrid caches with non-volatile memories," in Proc. Design Autom. Test Eur. Conf., Apr. 2009, pp. 737-742.
15. P. Mangalagiri, K. Sarpatwari, A. Yanamandra, V. Narayanan, Y. Xie, M. J. Irwin, and O. A. Karim, "A low-power phase change memory based hybrid cache architecture," in Proc. 20th Symp. Great Lakes Symp. VLSI, 2008, pp. 395-398.
16. X. Dong, X. Wu, G. Sun, Y. Xie, H. Li, and Y. Chen, "Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement," in Proc. 45th Annu. Design Autom. Conf., 2008, pp. 554-559.
17. X. Wu, J. Li, L. Zhang, E. Speight, R. Rajamony, and Y. Xie, "Hybrid cache architecture with disparate memory technologies," in Proc. 36th Annu. Int. Symp. Comput. Arch., 2009, pp. 34-45.
18. Y. Joo, D. Niu, X. Dong, G. Sun, N. Chang, and Y. Xie, "Energy-and endurance-aware design of phase change memory caches," in Proc. Design Autom. Test Eur. Conf., 2010, pp. 136-141.
19. S. Udayakumaran, A. Dominguez, and R. Barua, "Dynamic allocation for scratch-pad memory using compile-time decisions," ACM Trans. Embed. Comput. Syst., vol. 5, no. 2, pp. 472-511, 2006.
20. M. Kandemir, J. Ramanujam, J. Irwin, N. Vijaykrishnan, I. Kadayif, and A. Parikh, "Dynamic management of scratch-pad memory space," in Proc. Design Autom. Conf., 2001, pp. 690-695. (Pubitemid 32841039)
21. M. T. Kandemir, J. Ramanujam, M. J. Irwin, N. Vijaykrishnan, I. Kadayif, and A. Parikh, "A compiler-based approach for dynamically managing scratch-pad memories in embedded systems," IEEE Trans. Comput.-Aided Integr. Circuits Syst., vol. 23, no. 2, pp. 243-260, Feb. 2004.
22. S. Udayakumaran and R. Barua, "Compiler-decided dynamic memory allocation for scratch-pad based embedded systems," in Proc. Int. Conf. Compil., Arch. Synthesis Embedded Syst., 2003, pp. 276-286. (Pubitemid 40682171)
23. A. Dominguez, S. Udayakumaran, and R. Barua, "Heap data allocation to scratch-pad memory in embedded systems," J. Embedded Comput., vol. 1, no. 4, pp. 521-540, 2005.
24. Y. Chen, H. Li, X. Wang, W. Zhu, W. Xu, and T. Zhang, "A nondestructive self-reference scheme for spin-transfer torque random access memory (STT-RAM)," in Proc. Design Autom. Test Eur. Conf., 2010, pp. 148-153.
25. P. Zhou, B. Zhao, J. Yang, and Y. Zhang, "Energy reduction for STT-RAM using early write termination," in Proc. Int. Conf. Comput.-Aided Design, 2009, pp. 264-268.
26. A. P. Ferreira, M. Zhou, S. Bock, B. Childers, R. Melhem, and D. Mossé, "Increasing PCM main memory lifetime," in Proc. Design Autom. Test Eur. Conf., 2010, pp. 914-919.
27. J. Hu, C. J. Xue, W.-C. Tseng, Q. Zhuge, and E. H.-M. Sha, "Minimizing write activities to non-volatile memory via scheduling and recomputa-tion," in Proc. 8th IEEE Symp. Appl. Specific Process., Jun. 2010, pp. 7-12.
28. J. Hu, C. J. Xue, W.-C. Tseng, Y. He, M. Qiu, and E. H.-M. Sha, "Reducing write activities on non-volatile memories in embedded cmps via data migration and recomputation," in Proc. Design Autom. Conf., 2010, pp. 350-355.
29. J. Hu, C. J. Xue, Q. Zhuge, W.-C. Tseng, and E. H.-M. Sha, "Toward energy efficient hybrid on-chip scratch pad memory with nonvolatile memory," in Proc. Design Autom. Test Eur. Conf., 2011, pp. 136-141.
30. J. Hu, W.-C. Tseng, C. Xue, Q. Zhuge, Y. Zhao, and E.-M. Sha, "Write activity minimization for nonvolatile main memory via scheduling and recomputation," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 30, no. 4, pp. 584-592, Apr. 2011.
31. C. J. Xue, Y. Zhang, Y. Chen, G. Sun, J. J. Yang, and H. Li, "Emerging non-volatile memories: Opportunities and challenges," in Proc. 9th Int. Conf. Hardw./Softw. Codesign Syst. Synth., Oct. 2011, pp. 325-334.
32. T. Liu, Y. Zhao, C. J. Xue, and M. Li, "Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory," in Proc. Design Autom. Conf., 2011, pp. 405-410.
33. J. Li, L. Shi, C. J. Xue, C. Yang, and Y. Xu, "Exploiting set-level write non-uniformity for energy-efficient NVM-based hybrid cache," in Proc. ESTImedia, 2011, pp. 19-28.
34. Y. Huang, T. Liu, and C. J. Xue, "Register allocation for write activity minimization on non-volatile main memory," in Proc. 16th Asia South Pacific Design Autom. Conf., 2011, pp. 129-134.
35. X. Dong, N. P. Jouppi, and Y. Xie, "PCRAMsim: System-level performance, energy, and area modeling for phase-change RAM," in Proc. Int. Conf. Comput.-Aided Design, 2009, pp. 269-275.
36. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, "MiBench: A free, commercially representative embedded benchmark suite," in Proc. Int. Workshop Workload Character., Dec. 2001, pp. 3-14.