A nondestructive self-reference scheme for spin-transfer torque random access memory (STT-RAM)

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2010, Pages 148-153

  Chen, Yiran ^a   Li, Hai ^b   Wang, Xiaobin ^a   Zhu, Wenzhong ^a   Xu, Wei ^c   Zhang, Tong ^c  

^a SEAGATE TECHNOLOGY   (United States)

^b POLYTECHNIC UNIVERSITY   (United States)

^c RENSSELAER POLYTECHNIC INSTITUTE   (United States)

Author keywords

Self reference; Spin transfer torque; STT RAM

Indexed keywords

MAGNETIC TUNNELING JUNCTIONS; MEASUREMENT RESULTS; NON DESTRUCTIVE; RANDOM ACCESS MEMORIES; REFERENCE VALUES; ROBUSTNESS ANALYSIS; SELF-REFERENCES; SENSING SCHEMES; SPIN TRANSFER TORQUE; WRITE-BACK;

SPIN DYNAMICS; TORQUE;

RANDOM ACCESS STORAGE;

EID: 77953118185     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. K. Kim and G. Jeong, "Memory Technologies for Sub-40nm Node," Proc. of IEEE International Electron Devices Meeting (IEDM), Dec. 2007, pp. 27-30.
2. International Technology Roadmap for Semiconductor, 2007.
3. M. Motoyoshi, et al., "A Study for 0.18μm High-density MRAM," Proc. VLSI Symposium, 2004, pp. 22-23.
4. Y. K. Ha, et al., "MRAM with novel shaped cell using synthetic anti-ferromagnetic free layer," Proc. VLSI Symposium, 2004, pp. 24-25.
5. M. Hosomi, et al., "A Novel Nonvolatile Memory with Spin Torque Transfer Magnetization Switching: Spin-RAM," Proc. International Electron Device Meeting Tech. Dig., 2005, pp. 473-476.
6. T. Kawahara, et al., "2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read," Proc. IEEE International Solid-State Circuits Conference, Tech. Dig., 2007, pp. 480-617.
7. H. Tanizaki, "A High-density and High-speed 1T-4MTJ MRAM with Voltage Offset Self-Reference Sensing Scheme," Proc. IEEE Asian Solid-State Circuits Conference, 2006, pp. 303-306.
8. S. Tehrani et al., "Recent Developments in Magnetic Tunnel Junction MRAM," IEEE Trans. Magn., vol. 36, pp. 2752-2757, Sept. 2000.
9. H. Li, et al., "An Overview of Nonvolatile Memory Technology and The Implication for Tools and Architectures," Design, Automation & test in Europe Conference and Exhibition, Apr. 2009, pp. 731-736.
10. G. Jeong et al., "A 0.24-μm 2.0-V 1T1MTJ 16-kb Nonvolatile Magnetoresistance RAM With Self-Reference Sensing Scheme", IEEE Jour. of Solid-State Circuits, vol. 38, No. 11, Nov. 2003, pp. 1906-1910.
11. Y. Chen et al., "Design Margin Exploration of Spin-Torque Transfer RAM (SPRAM)", Proc. Intl. Symp. On Quality Electronic Design, 2008, pp. 684-690.