MGC: Multiple graph-coloring for non-volatile memory based hybrid Scratchpad Memory

Proceedings - Annual Workshop on Interaction between Compilers and Computer Architectures, INTERACT

Volumn , Issue , 2012, Pages 17-24

  Li, Qingan ^a,b   Zhao, Yingchao ^a   Hu, Jingtong ^c   Xue, Chun Jason ^a   Sha, Edwin ^c,d   He, Yanxiang ^b  

^a CITY UNIVERSITY OF HONG KONG   (Hong Kong)

^b WUHAN UNIVERSITY   (China)

^c The University of Texas at Dallas   (United States)

^d CHONGQING UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

ILP FORMULATION; LOWER ENERGIES; MEMORY LATENCIES; MODERN EMBEDDED SYSTEMS; NON-VOLATILE MEMORIES; ON CHIP MEMORY; PROGRAM VARIABLES; SCRATCH PAD MEMORY;

COMPUTER ARCHITECTURE; ENERGY EFFICIENCY; ENERGY UTILIZATION; PROGRAM COMPILERS;

DATA STORAGE EQUIPMENT;

EID: 84871105998     PISSN: 15506207     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/INTERACT.2012.6339622     Document Type: Conference Paper

References (19)

1. http://www.microchip.com/en-US/family/Bbit/index.html.
2. http://www.lindo.com.
3. O. Avissar, R. Barna, and D. Stewart. An optimal memory allocation scheme for scratch-pad-based embedded systems. In ACM Transactions in Embedded Computing Systems, volume 1, pages 6-26, 2002.
4. R. Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel. Scratchpad memory: design alternative for cache on-chip memory in embedded systems. In Proceedings of the tenth international symposium on Hardware/software codesign, pages 73-78, 2002.
5. X. Dong, N. P. Jouppi, and Y. Xie. P cramsim: System-level performance, energy, and area modeling for phase-change ram. In Proceedings of the 2009 International Conference on Computer-Aided Design, pages 269-275, 2009.
6. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. Mibench: A free, commercially representative embedded benchmark suite. In 2001 IEEE International Workshop on Workload Characterization, pages 3-14, 2001.
7. J. Hu, W-C. Tseng, C. Xue, Q. Zhuge, Y. Zhao, and E.-M. Sha. Write activity minimization for nonvolatile main memory via scheduling and recomputation. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 30(4):584-592, april 2011.
8. J. Hu, C. Xue, Q. Zhuge, W-C. Tseng, and E.-M. Sha. Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory. In Design, Automation Test in Europe Conference Exhibition (DATE) , 2011, pages 1-6, march 2011.
9. J. Hu, C. J. Xue, W-C. Tseng, Y. He, M. Qiu, and E. H.M. Sha. Reducing write activities on non-volatile memories in embedded cmps via data migration and recomputation. In Proceedings of the 47th Design Automation Conference, DAC '10, pages 350-355, New York, NY, USA, 2010. ACM.
10. C. Lattner and V. Adve. Llvm: A compilation framework for lifelong program analysis & transformation. In Proc. the 2004 International Symposium on Code Generation and Optimization, pages 75-88, 2004.
11. J. Li, L. Shi, C. Xue, C. Yang, and Y. Xu. Exploiting setlevel write non-uniformity for energy-efficient nvm-based hybrid cache. In Embedded Systems for Real-Time Multimedia (ESTIMedia) , 2011 9th IEEE Symposium on, pages 19-28, oct. 2011.
12. J. Li, C. Xue, and Y. Xu. Stt-ram based energy-efficiency hybrid cache for cmps. In VLSI and System-on-Chip (VLSISoC) , 2011 IEEE/IFIP 19th International Conference on, pages 31-36, oct. 2011.
13. L. Li, L. Gao, and J. Xue. Memroy coloring: A compiler approach for scratchpad memory management. In Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, pages 329-338, 2005.
14. T. Liu, Y. Zhao, C. Xue, and M. Li. P ower-aware variable partitioning for dsps with hybrid pram and dram main memory. In Design Automation Conference (DAC) , 2011 48th ACMIEDACIIEEE, pages 405-410, june 2011.
15. P. R. Panda, A. Nicolau, and N. Dutt. Memory Issues in Embedded Systems-on-Chip: Optimizations and Exploration. Kluwer Academic P ublisher, Norwell, MA, USA, 1998.
16. L. Shi, C. J. Xue, J. Hu, W-C. Tseng, X. Zhou, and E. H.M. Sha. Write activity reduction on flash main memory via smart victim cache. In Proceedings of the 20th symposium on Great lakes symposium on VLSI, GLSVLSI '10, pages 91-94, New York, NY, USA, 2010. ACM.
17. S. Udayakumaran, A. Dominguez, and R. Barna. Dynamic allocation for scratch-pad memory using compile-time decisions. In ACM Transactions in Embedded Computing Systems, volume 5, pages 472-511, 2006.
18. Y. Wu and J. R. Larns. Static branch frequency and program profile analysis. In Proceedings of the 27th annual international symposium on Microarchitecture, pages 1-11, 1994.
19. C. Xue, Y. Zhang, Y. Chen, G. Sun, J. Yang, and H. Li. Emerging non-volatile memories: Opportunities and challenges. In Hardware/Software Codesign and System Synthesis (CODES+ISSS) , 2011 Proceedings of the 9th International Conference on, pages 325 -334, oct. 2011.