Data placement and duplication for embedded multicore systems with scratch pad memory

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 32, Issue 6, 2013, Pages 809-817

  Guo, Yibo ^a   Zhuge, Qingfeng ^b   Hu, Jingtong ^a   Yi, Juan ^c   Qiu, Meikang ^c   Sha, Edwin H M ^a,c  

^a The University of Texas at Dallas   (United States)

^b UNIVERSITY OF KENTUCKY   (United States)

^c CHONGQING UNIVERSITY   (China)

Author keywords

Data duplication; data placement; embedded systems; multicore; scratch pad memory

Indexed keywords

DATA DUPLICATION; DATA PLACEMENT; DATA PLACEMENT ALGORITHMS; EMBEDDED MULTICORE; MULTI CORE; MULTI-CORE SYSTEMS; POLYNOMIAL-TIME ALGORITHMS; SCRATCH PAD MEMORY;

ALGORITHMS; CACHE MEMORY; EMBEDDED SYSTEMS; ENERGY UTILIZATION;

DISTRIBUTED COMPUTER SYSTEMS;

EID: 84877894637     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2013.2238990     Document Type: Article

References (38)

1. S. Borkar, "Thousand core chips: A technology perspective," in Proc. DAC, 2007, pp. 746-749. (Pubitemid 47130064)
2. M. Qiu, Z. Shao, Q. Zhuge, C. Xue, M. Liu, and E. H.-M. Sha, "Efficient assignment with guaranteed probability for heterogeneous parallel DSP," in Proc. ICPADS, 2006, pp. 623-630.
3. J. Xue, T. Liu, Z. Shao, J. Hu, Z. Jia, and E. H.-M. Sha, "Address assignment sensitive variable partitioning and scheduling for DSPS with multiple memory banks," in Proc. ICASSP, 2008, pp. 1453-1456.
4. R. Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel, "Scratchpad memory: Design alternative for cache on-chip memory in embedded systems," in Proc. CODES, 2002, pp. 73-78. (Pubitemid 35023413)
5. S. Gilani, N. S. Kim, and M. Schulte, "Scratchpad memory optimizations for digital signal processing applications," in Proc. DATE, 2011, pp. 1-6.
6. S. Udayakumaran and R. Barua, "Compiler-decided dynamic memory allocation for scratch-pad based embedded systems," in Proc. CASES, 2003, pp. 276-286. (Pubitemid 40682171)
7. R. Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel, "Scratchpad memory: Design alternative for cache on-chip memory in embedded systems," in Proc. CODES, 2002, pp. 73-78. (Pubitemid 35023413)
8. O. Avissar, R. Barua, and D. Stewart, "An optimal memory allocation scheme for scratch-pad-based embedded systems," ACM Trans. Embed. Comput. Syst., vol. 1, no. 1, pp. 6-26, 2002.
9. M. Kandemir, M. J. Irwin, G. Chen, and I. Kolcu, "Banked scratchpad memory management for reducing leakage energy consumption," in Proc. ICCAD, 2004, pp. 120-124. (Pubitemid 40449223)
10. Y. He, C. Xue, C. Xu, and E. H.-M. Sha, "Co-optimization of memory access and task scheduling on MPSoC architectures with multilevel memory," in Proc. ASP-DAC, 2010, pp. 95-100.
11. A. Dominguez, S. Udayakumaran, and R. Barua, "Heap data allocation to scratch-pad memory in embedded systems," J. Embedded Comput., vol. 1, no. 4, pp. 521-540, 2005.
12. S. Kaneko, H. Kondo, N. Masui, K. Ishimi, T. Itou, M. Satou, N. Okumura, Y. Takata, H. Takata, M. Sakugawa, T. Higuchi, S. Ohtani, K. Sakamoto, N. Ishikawa, M. Nakajima, S. Iwata, K. Hayase, S. Nakano, S. Nakazawa, K. Yamada, and T. Shimizu, "A 600-MHz single-chip multiprocessor with 4.8-Gb/s internal shared pipelined bus and 512-kb internal memory," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 184-193, Jan. 2004.
13. H. P. Hofstee, "Power efficient processor architecture and the Cell processor," in Proc. HPCA, 2005, pp. 258-262. (Pubitemid 41731505)
14. S. Udayakumaran and R. Barua, "An integrated scratch-pad allocator for affine and non-affine code," in Proc. DATE, 2006, pp. 925-930.
15. Y. Guo, Q. Zhuge, J. Hu, and E.-M. Sha, "Optimal data placement for memory architectures with scratch-pad memories," in Proc. ICESS, 2011, pp. 1045-1050.
16. Q. Zhuge, Y. Guo, J. Hu, W.-C. Tseng, S. J. Xue, and E.-M. Sha, "Minimizing access cost for multiple types of memory units in embedded systems through data allocation and scheduling," IEEE Trans. Signal Process., vol. 60, no. 6, pp. 3253-3263, Jun. 2012.
17. P. R. Panda, N. D. Dutt, and A. Nicolau, "On-chip vs. off-chip memory: The data partitioning problem in embedded processor-based systems," ACM Trans. Des. Autom. Electron. Syst., vol. 5, pp. 682-704, Jul. 2000.
18. S. Udayakumaran, A. Dominguez, and R. Barua, "Dynamic allocation for scratch-pad memory using compile-time decisions," ACM Trans. Embed. Comput. Syst., vol. 5, no. 2, pp. 472-511, 2006.
19. M. Kandemir, M. J. Irwin, G. Chen, and I. Kolcu, "Compiler-guided leakage optimization for banked scratch-pad memories," IEEE Trans. Very Large Scale (VLSI) Syst., vol. 13, no. 10, pp. 1136-1146, Oct. 2005. (Pubitemid 43131680)
20. Y. Guo, Q. Zhuge, J. Hu, M. Qiu, and E.-M. Sha, "Optimal data allocation for scratch-pad memory on embedded multi-core systems," in Proc. ICPP, 2011, pp. 464-471.
21. R. Buchty, V. Heuveline, W. Karl, and J.-P. Weiss, "A survey on hardware-aware and heterogeneous computing on multicore processors and accelerators," Concurrency Comput.: Practice Experience, vol. 24, no. 17, pp. 663-675, 2012.
22. J. Chang and G. S. Sohi, "Cooperative cache partitioning for chip multiprocessors," in Proc. ICS, 2007, pp. 242-252. (Pubitemid 47281621)
23. G. E. Suh, L. Rudolph, and S. Devadas, "Dynamic cache partitioning for simultaneous multithreading systems," in Proc. IASTED PDCS, 2001, pp. 116-127.
24. L. Zhang, M. Qiu, and W.-C. Tseng, "Variable partitioning and scheduling for MPSoC with virtually shared scratch pad memory," J. Signal Process. Syst., vol. 50, no. 2, pp. 247-265, 2010.
25. M. Kandemir, J. Ramanujam, J. Irwin, N. Vijaykrishnan, I. Kadayif, and A. Parikh, "Dynamic management of scratch-pad memory space," in Proc. DAC, 2001, pp. 690-695. (Pubitemid 32841039)
26. J. Hu, C. J. Xue, W.-C. Tseng, Y. He, M. Qiu, and E. H.-M. Sha, "Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation," in Proc. DAC, 2010, pp. 350-355.
27. P. R. Panda, N. D. Dutt, and A. Nicolau, "Efficient utilization of scratchpad memory in embedded processor applications," in Proc. ED&TC, 1997, p. 7.
28. J. Hu, C. J. Xue, W.-C. Tseng, Q. Zhuge, and E. H.-M. Sha, "Minimizing write activities to non-volatile memory via scheduling and recomputation," in Proc. SASP, 2010, pp. 7-12.
29. G. Chen, O. Ozturk, M. Kandemir, and M. Karakoy, "Dynamic scratchpad memory management for irregular array access patterns," in Proc. DATE, 2006, pp. 931-936.
30. J. Sj̈odin and C. von Platen, "Storage allocation for embedded processors," in Proc. CASES, 2001, pp. 15-23.
31. W. Che, A. Panda, and K. S. Chatha, "Compilation of stream programs for multicore processors that incorporate scratchpad memories," in Proc. DATE, 2010, pp. 1118-1123.
32. M. Kandemir, J. Ramanujam, and A. Choudhary, "Exploiting shared scratch pad memory space in embedded multiprocessor systems," in Proc. DAC, 2002, pp. 219-224.
33. V. Suhendra, C. Raghavan, and T. Mitra, "Integrated scratchpad memory optimization and task scheduling for MPSoC architectures," in Proc. CASES, 2006, pp. 401-410. (Pubitemid 47113127)
34. M. K. F. Li and G. Chen, "Improving scratch-pad memory reliability through compiler-guided data block duplication," in Proc. ICCAD , 2005, pp. 1002-1005.
35. I. Issenin, E. Brockmeyer, B. Durinck, and N. Dutt, "Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies," in Proc. DAC, 2006, pp. 49-52. (Pubitemid 47113865)
36. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, "Mibench: A free, commercially representative embedded benchmark suite," in Proc. WWC, 2001, pp. 3-14.
37. S. J. E. Wilton and N. P. Jouppi, "CACTI: An enhanced cache access and cycle time model," IEEE J. Solid-State Circuits, vol. 31, no. 5, pp. 677-688, May 1996.
38. M. Qiu and E. H.-M. Sha, "Cost minimization while satisfying hard/soft timing constraints for heterogeneous embedded systems," ACM Trans. Des. Autom. Electron. Syst., vol. 14, no. 2, pp. 1-30, Apr. 2009.