Address Assignment Sensitive Variable Partitioning and scheduling for DSPS with multiple memory banks

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

Volumn , Issue , 2008, Pages 1453-1456

  Xue, Chun Jason ^a   Liu, Tiantian ^b   Shao, Zili ^c   Hu, Jingtong ^d   Jia, Zhiping ^b   Jia, Weijia ^a   Sha, Edwin H M ^d  

^a CITY UNIVERSITY OF HONG KONG   (Hong Kong)

^b SHANDONG UNIVERSITY   (China)

^c HONG KONG POLYTECHNIC UNIVERSITY   (Hong Kong)

^d UNIVERSITY OF TEXAS AT DALLAS   (United States)

Author keywords

Design automation; Memory management; Program compilers; Scheduling

Indexed keywords

DESIGN AUTOMATION; MEMORY BANKS; MEMORY MANAGEMENT; SCHEDULING;

ACOUSTICS; DIGITAL ARITHMETIC; DIGITAL SIGNAL PROCESSORS; PROGRAM COMPILERS; SIGNAL PROCESSING; SPEECH;

DATA STORAGE EQUIPMENT;

EID: 51449117595     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASSP.2008.4517894     Document Type: Conference Paper

References (8)

1. G. Ausiello, P. Crescenzi, G. Gambosi, V. Kann, A. Marchetti-Spaccamela, and M. Protasi. Complexity and approximation. Springer Verlag, 1999.
2. Y. Choi and T. Kim. Address assignment combined with scheduling in dsp code generation. In ACM IEEE Design Automation Conference, pages 225-230, June 2002.
3. R. Leupers and D. Kotte. Variable partitioning for dual memory bank dsps. IEEE Intl Conf. on Acoustics, Speech, and Signal Processing, page 1121.
4. S. Liao, S. Devadas, K. Keutzer, S. Tjiang, and A. Wang. Storage assignment to decrease code size. ACM Transactions on Programming Languages and Systems (TOPLAS), 18:235-253, May 1996.
5. G. Micheli. Synthesis and optimization of digital circuits. McGraw-Hill, Inc., 1994.
6. R. Prim. Shortest connection networks and some generaliza-toins. Bell Systems Technical Journal, (36).
7. C. Xue, Z. Shao, Q. Zhuge, B. Xiao, M. Liu, and E. Sha. Optimizing address assignment and scheduling for dsps with multiple functional units. IEEE Transaction on Circuits and Systems II, 53(9):976-980, 2006.
8. Q. Zhuge, E. Sha, B. Xiao, and C. Chantrapornchai. Efficient variable partitioning and scheduling for dsp processors with multiple memory modules. IEEE Transaction on Signal Processing, 52:1090-1099, 2003.