Optimal data allocation for Scratch-Pad Memory on embedded multi-core systems

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2011, Pages 464-471

  Guo, Yibo ^b   Zhuge, Qingfeng ^a   Hu, Jingtong ^b   Qiu, Meikang ^c   Sha, Edwin H M ^a,b  

^a HUNAN UNIVERSITY   (China)

^b The University of Texas at Dallas   (United States)

^c UNIVERSITY OF KENTUCKY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA ALLOCATION ALGORITHMS; DATA ALLOCATION PROBLEMS; ENERGY COST; EXPONENTIAL TIME; GREEDY ALGORITHMS; LOW ENERGY CONSUMPTION; MEMORY ACCESS; MULTI-CORE SYSTEMS; ON CHIP MEMORY; OPTIMAL DATA; OPTIMAL RESULTS; POLYNOMIAL-TIME ALGORITHMS; SCRATCH PAD MEMORY; SMALL AREA; TIME COST;

ALGORITHMS; COST REDUCTION; EMBEDDED SOFTWARE; ENERGY UTILIZATION; MICROPROCESSOR CHIPS; OCCUPATIONAL RISKS; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS;

EMBEDDED SYSTEMS;

EID: 80155187624     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2011.79     Document Type: Conference Paper

References (23)

1. R. Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel, "Scratchpad memory: design alternative for cache on-chip memory in embedded systems," in CODES '02, 2002, pp. 73-78.
2. J. Hu, C. J. Xue, W.-C. Tseng, Y. He, M. Qiu, and E. H.-M. Sha, "Reducing write activities on non-volatile memories in embedded cmps via data migration and recomputation," in DAC '10, 2010, pp. 350-355.
3. J. Hu, C. Xue, Q. Zhuge, W. Tseng, and E. H.-M. Sha, "Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory," in (DATE 2011, 2011, pp. 1 - 6.
4. W.-C. Tseng, C. J. Xue, Q. Zhuge, J. Hu, and E. H.-M. Sha, "Optimal scheduling to minimize non-volatile memory access time with hardware cache," in VLSI-SOC '10, 2010.
5. J. Hu, W.-C. Tseng, J. C. Xue, Q. Zhuge, Y. Zhao, and E. H.-M. Sha, "Write activity minimization for non-volatile main memory via scheduling and recomputation," IEEE (TCAD), vol. 30, no. 4, pp. 584-592, 2011.
6. S. Kaneko, H. Kondo, N. Masui, K. Ishimi, T. Itou, M. Satou, N. Okumura, Y. Takata, H. Takata, M. Sakugawa, T. Higuchi, S. Ohtani, K. Sakamoto, N. Ishikawa, M. Nakajima, S. Iwata, K. Hayase, S. Nakano, S. Nakazawa, K. Yamada, and T. Shimizu, "A 600-mhz single-chip multiprocessor with 4.8-gb/s internal shared pipelined bus and 512-kb internal memory," IEEE Journal of Solid-State Circuits, vol. 39, no. 1, pp. 184-193, 2004.
7. H. P. Hofstee, "Power efficient processor architecture and the cell processor," in HPCA '05, 2005, pp. 258-262.
8. O. Avissar, R. Barua, and D. Stewart, "An optimal memory allocation scheme for scratch-pad-based embedded systems," ACM Trans. Embed. Comput. Syst., vol. 1, no. 1, pp. 6-26, 2002.
9. S. Udayakumaran, A. Dominguez, and R. Barua, "Dynamic allocationfor scratch-pad memory using compile-time decisions," ACM Trans. Embed. Comput. Syst., vol. 5, no. 2, pp. 472-511, 2006.
10. Z. Hu, G. Gerfin, B. Dobry, and G. R. Gao, "Programming experience on cyclops-64 multi-core chip architecture," in STMCS '06, 2006.
11. W. Che, A. Panda, and K. S. Chatha, "Compilation of stream programs for multicore processors that incorporate scratchpad memories," in DATE '10, 2010, pp. 1118-1123.
12. M. Kandemir, J. Ramanujam, and A. Choudhary, "Exploiting shared scratch pad memory space in embedded multiprocessor systems," in DAC '02, 2002, pp. 219-224.
13. P. R. Panda, N. D. Dutt, and A. Nicolau, "Efficient utilization of scratchpad memory in embedded processor applications," in ED&TC '97, 1997, p. 7.
14. - "On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems," ACM Trans. Des. Autom. Electron. Syst., vol. 5, pp. 682-704, July 2000.
15. J. Sjödin and C. von Platen, "Storage allocation for embedded processors," in CASES '01, 2001, pp. 15-23.
16. S. Udayakumaran and R. Barua, "Compiler-decided dynamic memory allocation for scratch-pad based embedded systems," in CASES '03, 2003, pp. 276-286.
17. L. Zhang, M. Qiu, and W.-C. Tseng, "Variable partitioning and scheduling for mpsoc with virtually shared scratch pad memory," Journal of Signal Processing Systems, vol. 50, no. 2, pp. 247-265, 2010.
18. G. Tan, N. Sun, and G. R. Gao, "A parallel dynamic programming algorithm on a multi-core architecture," in SPAA' 07, 2007, pp. 135- 144.
19. P. Edmonds, E. Chu, and A. George, "Dynamic programming on a shared memory multiprocessor," Parallel Computing, vol. 19, no. 1, pp. 9-22, 1993.
20. M. Kandemir, J. Ramanujam, J. Irwin, N. Vijaykrishnan, I. Kadayif, and A. Parikh, "Dynamic management of scratch-pad memory space," in DAC '01, 2001, pp. 690-695.
21. V. Suhendra, C. Raghavan, and T. Mitra, "Integrated scratchpad memory optimization and task scheduling for mpsoc architectures," in CASES 2006, 2006, pp. 401 - 410.
22. "Cacti model." [Online]. Available: http://www.hpl.hp.com/ research/cacti/
23. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, "Mibench: A free, commercially representative embedded benchmark suite," in WWC '01, 2001, pp. 3-14.