Minimizing access cost for multiple types of memory units in embedded systems through data allocation and scheduling

IEEE Transactions on Signal Processing

Volumn 60, Issue 6, 2012, Pages 3253-3263

  Zhuge, Qingfeng ^a   Guo, Yibo ^b   Hu, Jingtong ^b   Tseng, Wei Che ^b   Xue, Chun Jason ^c   Sha, Edwin Hsing Mean ^a,b  

^a CHONGQING UNIVERSITY   (China)

^b The University of Texas at Dallas   (United States)

^c CITY UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

Data allocation; Embedded system; Scheduling; Scratch pad memory

Indexed keywords

ACCESS COST; DATA ALLOCATION; DATA ITEMS; EXECUTION SEQUENCES; GLOBAL DATA; GREEDY ALGORITHMS; LOW COSTS; MEMORY UNITS; OPTIMAL DATA; POLYNOMIAL-TIME ALGORITHMS; SCRATCH PAD MEMORY;

CODE CONVERTERS; COSTS; EMBEDDED SYSTEMS; HEURISTIC PROGRAMMING; MULTITASKING; SATELLITES; SCHEDULING; SIGNAL PROCESSING;

ALGORITHMS;

EID: 84861109035     PISSN: 1053587X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TSP.2012.2189768     Document Type: Article

References (37)

1. J. Xue, T. Liu, Z. Shao, J. Hu, Z. Jia, and E. H.-M. Sha, "Address assignment sensitive variable partitioning and scheduling for DSPs with multiple memory banks," in Proc. Int. Conf. Acoust., Speech, Signal Process. (ICASSP), 2008, pp. 1453-1456.
2. M. Qiu, Z. Shao, Q. Zhuge, C. Xue, M. Liu, and E. H.-M. Sha, "Efficient assignment with guaranteed probability for heterogeneous parallel DSP," in Proc. ICPADS, 2006, pp. 623-630.
3. S. Udayakumaran and R. Barua, "Compiler-decided dynamic memory allocation for scratch-pad based embedded systems," in Proc. CASES, 2003, pp. 276-286.
4. R. Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel, "Scratchpad memory: Design alternative for cache on-chip memory in embedded systems," in Proc. CODES, 2002, pp. 73-78.
5. Y. He, C. Xue, C. Xu, and E. H.-M. Sha, "Co-optimization of memory access and task scheduling on MPSoC architectures with multi-level memory," in Proc. ASP-DAC, 2010, pp. 95-100.
6. L. Zhang, W.-C. T. Meikang Qiu, and E. H.-M. Sha, "Variable partitioning and scheduling for MPSoC with virtually shared scratch pad memory," J. Signal Process. Syst., vol. 50, no. 2, pp. 247-265, 2010.
7. M. Hosomi, H. Yamagishi, and T. Yamamoto et al., "A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM," in Proc. ISLPED, 2005, pp. 459-462.
8. M. Kandemir, M. J. Irwin, G. Chen, and I. Kolcu, "Compiler-guided leakage optimization for banked scratch-pad memories," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 10, pp. 1136-1146, 2005.
9. L. Shi, C. J. Xue, J. Hu, W.-C. Tseng, and E. H.-M. Sha, "Write activity reduction on flashmainmemory via smart victim cache," in Proc. GLVLSI', 2010, pp. 91-94.
10. L.Chen, X. Zou, J.Lei, and Z. Liu, "Dynamically reconfigurable cache for low-power embedded system," in Proc. ICNC, 2007, pp. 180-184.
11. J. Hu, C. J. Xue, W.-C. Tseng, Y. He, M. Qiu, and E. H.-M. Sha, "Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation," in Proc. DAC, 2010, pp. 350-355.
12. J. Hu, C. J. Xue, Q. Zhuge, W.-C. Tseng, and E. H.-M. Sha, "Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory," in Proc. DATE, 2011, pp. 1-6.
13. J. Hu, W.-C. Tseng, C. J. Xue, Q. Zhuge, Y. Zhao, and E. H.-M. Sha, "Write activity minimization for non-volatile main memory via scheduling and recomputation," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 30, no. 4, pp. 584-592, 2011.
14. J. Hu, C. J. Xue, Q. Zhuge, W.-C. Tseng, and E. H.-M. Sha, "Write activity reduction on non-volatile main memories for embedded chip multi-processors," ACM Trans. Embedded Comput. Syst.
15. O. Avissar, R. Barua, and D. Stewart, "An optimal memory allocation scheme for scratch-pad-based embedded systems," ACM Trans. Embedded Comput. Syst., vol. 1, no. 1, pp. 6-26, 2002.
16. A. Dominguez, S. Udayakumaran, and R. Barua, "Heap data allocation to scratch-pad memory in embedded systems," J. Embedded Comput., vol. 1, no. 4, pp. 521-540, 2005.
17. S. Udayakumaran, A. Dominguez, and R. Barua, "Dynamic allocation for scratch-pad memory using compile-time decisions," ACM Trans. Embedded Comput. Syst., vol. 5, no. 2, pp. 472-511, 2006.
18. J. F. Deverge and I. Puaut, "WCET-directed dynamic scratchpad memory allocation of data," in Proc. 19th Euromicro Conf. Real-Time Syst. (ECRTS), 2007, pp. 179-190.
19. P. R. Panda, N. D. Dutt, and A. Nicolau, "Efficient utilization of scratch-pad memory in embedded processor applications," in Proc. ED&TC, 1997, p. 7.
20. P. R. Panda, N. D. Dutt, and A.Nicolau, "On-chip vs. off-chipmemory: The data partitioning problem in embedded processor-based systems," ACM Trans. Des. Autom. Electron. Syst., vol. 5, pp. 682-704, 2000.
21. J. Sjödin and C. von Platen, "Storage allocation for embedded processors," in Proc. CASES, 2001, pp. 15-23.
22. M. Kandemir, J. Ramanujam, J. Irwin, N. Vijaykrishnan, I. Kadayif, and A. Parikh, "Dynamic management of scratch-pad memory space," in Proc. DAC, 2001, pp. 690-695.
23. M. Kandemir and A. Choudhary, "Compiler-directed scratch pad memory hierarchy design and management," in Proc. DAC, 2002, pp. 628-633.
24. S. Udayakumaran and R. Barua, "An integrated scratch-pad allocator for affine and non-affine code," in Proc. DATE, 2006, pp. 925-930.
25. O. Ozturk, M. Kandemir, and I. Kolcu, "Shared scratch-pad memory space management," in Proc. ISQED, 2006, pp. 576-584.
26. O. Ozturk, M. Kandemir, and S. H. K. Narayanan, "A scratch-pad memory aware dynamic loop scheduling algorithm," in Proc. ISQED, 2008, pp. 738-743.
27. M. J. Absar and F. Catthoor, "Compiler-based approach for exploiting scratch-pad in presence of irregular array access," in Proc. DATE, 2005, pp. 1162-1167.
28. G. Chen, O. Ozturk, M. Kandemir, and M. Karakoy, "Dynamic scratch-pad memory management for irregular array access patterns," in Proc. DATE, 2006, pp. 931-936.
29. L. Belady, "A study of replacement of algorithms for a virtual storage computer," IBM Syst. J., vol. 5, no. 2, pp. 78-101, 1966.
30. J. Bircsak, P. Craig, R. Crowell, Z. Cvetanovic, J. Harris, C. A. Nelson, and C. D. Offner, "Extending OpenMP for NUMA machines," in Proc. ACM/IEEE Conf. Supercomput. (SC), 2000, pp. 1-30.
31. R. Chandra, D.-K. Chen, R. Cox, D. E. Maydan, N. Nedeljkovic, and J. M. Anderson, "Data distribution support on distributed shared memory multiprocessors," in Proc. ACM SIGPLAN 1997 Conf. Programming Lang. Design Implement. (PLDI), 1997, pp. 334-345.
32. A. Marongiu and L. Benini, "An OpenMP compiler for efficient use of distributed scratchpad memory in MPSoCs," IEEE Trans. Comput., vol. 61, no. 2, pp. 222-236, 2010.
33. S. Tongsima, E.-M. Sha, C. Chantrapornchai, D. Surma, andN. Passos, "Probabilistic loop scheduling for applications with uncertain execution time," IEEE Trans. Comput., vol. 49, no. 1, pp. 65-80, Jan. 2000.
34. Y. Chen, Z. Shao, Q. Zhuge, C. Xue, B. Xiao, and E.-M. Sha, "Minimizing energy via loop scheduling and DVS for multi-core embedded systems," in Proc. 11th Int. Conf. Parallel Distrib. Syst., Jul. 2005, pp. 2-6.
35. L. Chao, A. LaPaugh, and E. Sha, "Rotation scheduling: A loop pipelining algorithm," in Proc. 30th Conf. Design Autom., Jun. 1993, pp. 566-572.
36. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, "MiBench: A free, commercially representative embedded benchmark suite," in Proc. WWC, 2001, pp. 3-14.
37. N. Muralimanohar, R. Balasubramonian, and N. Jouppi, "Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0," in Proc. 40th Annu. IEEE/ACM Int. Symp. Microarchitecture, 2007, pp. 3-14.