An Optimal Memory Allocation Scheme for Scratch-Pad-Based Embedded Systems

ACM Transactions on Embedded Computing Systems

Volumn 1, Issue 1, 2002, Pages 6-26

  Avissar, Oren ^a   Barua, Rajeev ^a   Stewart, Dave ^b  

^a UNIVERSITY OF MARYLAND   (United States)

^b Embedded Research Solutions LLC   (United States)

Author keywords

allocation; Design; embedded; heterogeneous; Measurement; Memory; Performance; storage

Indexed keywords

EID: 84872094294     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/581888.581891     Document Type: Article

References (12)

1. Appel, A. and George, L. 2001. Optimal spilling for CISC machines with few registers. In Proceedings of the SIGPLAN '01 Conference on Program Language Design and Implementation (Snowbird, UT, June)
2. Banakar, R., Steinke, S., Lee, B.-S., Balakrishnan, M., and Marwedel, P. 2002. Scratchpad memory: A design alternative for cache on-chip memory in embedded systems. In 10th International Symposium on Hardware/Software Codesign (CODES) (Estes Park, CO, May 6-8). ACM, New York
3. Barua, R., Lee, W., Amarasinghe, S., and Agarwal, A. 2001. Compiler support for scalable and efficient memory systems. IEEE Trans. Comput., Special Issue on Advances in High Performance Memory Systems (Nov.)
4. Bhattacharyya, S. S., Leupers, R., and Marwedel, P. 2000. Software synthesis and code generation for signal processing systems. IEEE Trans. Circuits Syst. 47, 9 (Sept.)
5. Hallnor, G., and Reinhardt, S. K. 2000. A fully associative software-managed cache design. In Proceedings of the 27th International Symposium on Computer Architecture (ISCA) (Vancouver, B.C., Canada, June)
6. Hennessy, J. and Patterson, D. 1996. Computer Architecture A Quantitative Approach. 2nd ed. Morgan-Kaufmann, Palo Alto, Calif
7. Lee, T.-C., Tiwari, V., Malik, S., and Fujita, M. 1997. Power analysis and minimization techniques for embedded DSP software. IEEE Trans. VLSI Syst. (Mar.)
8. Moritz, C. A., Frank, M., and Amarasinghe, S. 2001. FlexCache: A framework for flexible compiler generated data caching. In The 2d Workshop on Intelligent Memory Systems (Boston, MA, Nov. 12)
9. Panda, P. R., Dutt, N. D., and Nicolau, A. 2000. On-chip vs. off-chip memory: The data partitioning problem in embedded processor-based systems. ACM Trans. Des.Autom. Electron. Syst. 5, 3 (July)
10. Paulin, P., Liem, C., Cornero, M., Nacabal, F., and Goossens, G. 1997. Embedded software in realtime signal processing systems: Application and architecture trends. Invited paper, Proc. IEEE 85, 3 (Mar.)
11. Sjodin, J., Froderberg, B., and Lindgren, T. 1998. Allocation of global data objects in on-chip RAM. Compiler and Architecture Support for Embedded Computing Systems. Dec
12. Sjodin, J. and Von Platen, C. 2001. Storage allocation for embedded processors. 2001 Compiler and Architecture Support for Embedded Computing Systems. Nov