메뉴 건너뛰기




Volumn , Issue , 2006, Pages 49-52

Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies

Author keywords

Customized memory hierarchy; Multiprocessor data reuse analysis; Scratch pad memory management

Indexed keywords

COMPUTER SOFTWARE REUSABILITY; DATA STORAGE EQUIPMENT; EMBEDDED SYSTEMS; ENERGY DISSIPATION; MICROPROCESSOR CHIPS; SYSTEMS ANALYSIS;

EID: 34547227870     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1146925     Document Type: Conference Paper
Times cited : (41)

References (12)
  • 1
    • 85165859622 scopus 로고    scopus 로고
    • G. Chen et al. Exploiting Inter-Processor Data Sharing for Improving Behavior of Multi-Processor SoCs. ISVLSI 2005.
    • G. Chen et al. Exploiting Inter-Processor Data Sharing for Improving Behavior of Multi-Processor SoCs. ISVLSI 2005.
  • 2
    • 85165856115 scopus 로고    scopus 로고
    • Analysis Technique for Software-Controlled Memory Hierarchies. DATE 2004
    • I. Issenin et al. Data Reuse Analysis Technique for Software-Controlled Memory Hierarchies. DATE 2004.
    • Data Reuse
    • Issenin, I.1
  • 3
    • 85165835429 scopus 로고    scopus 로고
    • I. Issenin, N. Dutt. FORAY-GEN: Automatic Generation of Affine Functions for Memory Optimizations. DATE 2005.
    • I. Issenin, N. Dutt. FORAY-GEN: Automatic Generation of Affine Functions for Memory Optimizations. DATE 2005.
  • 5
    • 84861440128 scopus 로고    scopus 로고
    • Customized On-Chip Memories for Embedded Chip Multiprocessors
    • O. Ozturk et al. Customized On-Chip Memories for Embedded Chip Multiprocessors. In Proc. ASP-DAC 2005.
    • (2005) Proc. ASP-DAC
    • Ozturk, O.1
  • 6
    • 4444268492 scopus 로고    scopus 로고
    • Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications
    • P. Panda et al. Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications. In Proc. DATE 1997.
    • (1997) Proc. DATE
    • Panda, P.1
  • 7
    • 0003450887 scopus 로고    scopus 로고
    • CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. WRL Technical Report 2001/2
    • Aug
    • P. Shivakumar, N. Jouppi. CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. WRL Technical Report 2001/2, Aug. 2001.
    • (2001)
    • Shivakumar, P.1    Jouppi, N.2
  • 8
    • 85165837361 scopus 로고    scopus 로고
    • Compilation techniques for energy reduction in horizontally partitioned cache architectures
    • San Francisco, California
    • A. Shrivastava et al. Compilation techniques for energy reduction in horizontally partitioned cache architectures. In Proc. CASES 2005, San Francisco, California.
    • (2005) Proc. CASES
    • Shrivastava, A.1
  • 9
    • 84893786147 scopus 로고    scopus 로고
    • Assigning Program and Data Objects to Scratchpad for Energy Reduction
    • S. Steinke et al. Assigning Program and Data Objects to Scratchpad for Energy Reduction. In Proc. DATE 2002.
    • (2002) Proc. DATE
    • Steinke, S.1
  • 10
    • 0002991334 scopus 로고
    • A new technique in scene adaptive coding
    • Grenoble
    • P. Stobach. A new technique in scene adaptive coding. In Proc. EUSIPCO, Grenoble, 1988.
    • (1988) Proc. EUSIPCO
    • Stobach, P.1
  • 11
    • 85165835981 scopus 로고    scopus 로고
    • Decided Dynamic Memory Allocation for Scratch-Pad Based Embedded Systems
    • S. Udayakumaran, R Barua, Compiler, San Jose, CA
    • S. Udayakumaran, R Barua, Compiler-Decided Dynamic Memory Allocation for Scratch-Pad Based Embedded Systems. In Proc. CASES, San Jose, CA, 2003.
    • (2003) Proc. CASES
  • 12
    • 85165855597 scopus 로고    scopus 로고
    • Dynamic Overlay of Scratchpad Memory for Energy Minimization
    • M. Verma et al. Dynamic Overlay of Scratchpad Memory for Energy Minimization. In Proc. CODES 2004.
    • (2004) Proc. CODES
    • Verma, M.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.