A survey on hardware-aware and heterogeneous computing on multicore processors and accelerators

Concurrency and Computation: Practice and Experience

Volumn 24, Issue 7, 2012, Pages 663-675

  Buchty, Rainer ^a   Heuveline, Vincent ^a   Karl, Wolfgang ^a   Weiss, Jan Philipp ^a  

^a KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

Author keywords

accelerators; hardware aware computing; heterogeneity; multicore and manycore processors; numerical simulation; parallel programming

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; NUMERICAL MODELS; PARALLEL PROCESSING SYSTEMS; PARALLEL PROGRAMMING; PARTICLE ACCELERATORS; SOFTWARE DESIGN; SUPERCOMPUTERS; SURVEYS;

HARDWARE ARCHITECTURE; HARDWARE-AWARE COMPUTING; HETEROGENEITY; HETEROGENEOUS COMPUTING; HETEROGENEOUS ENVIRONMENTS; MULTI-CORE PROCESSOR; MULTICORE AND MANYCORE PROCESSORS; NUMERICAL ALGORITHMS;

MULTICORE PROGRAMMING;

EID: 84859725414     PISSN: 15320626     EISSN: 15320634     Source Type: Journal    
DOI: 10.1002/cpe.1904     Document Type: Conference Paper

References (52)

1. Sutter H,. The free lunch is over-a fundamental turn toward concurrency in software. Dr. Dobb's Journal 2005; 30 (3): 202-210.
2. Intel Corp. Intel64 and IA-32 architectures software developer's manual. http://www.intel.com/products/processor/manuals/[Oct 5, 2011].
3. AMD Inc. The AMD Fusion Family of APUs. http://sites.amd.com/us/fusion/ apu/Pages/fusion.aspx/ [Oct 5, 2011].
4. Gschwind M, Hofstee HP, Flachs B, Hopkins M, Watanabe Y, Yamazaki T,. Synergistic processing in Cell's multicore architecture. IEEE Micro 2006; 26 (2): 10-24.
5. Khronos OpenCL working group. OpenCL 1.0 Standard. http://www.khronos. org/opencl/[Oct 5, 2011].
6. Ungerer T, Robič B, Åilc J,. A survey of processors with explicit multithreading. ACM Computing Surveys 2003; 35 (1): 29-63. (Pubitemid 44159292)
7. McCool MD,. Scalable programming models for massively multicore processors. Proceedings of the IEEE, 2008; 816-831.
8. Williams S, Oliker L, Vuduc R, Shalf J, Yelick K, Demmel J,. Optimization of sparse matrix-vector multiplication on emerging multicore platforms. In SC '07 Proceedings of the 2007 ACM/IEEE conference on Supercomputing. ACM: New York, 2007; 1-12.
9. Datta K, Murphy M, Volkov V, Williams S, Carter J, Oliker L, Patterson D, Shalf J, Yelick K,. Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures. In SC '08 Proceedings of the 2008 ACM/IEEE Conference on Supercomputing. ACM: New York, 2008; 1-12.
10. Williams S, Carter J, Oliker L, Shalf J, Yelick K,. Lattice Boltzmann simulation optimization on leading multicore platforms. Proceedings of International Parallel and Distributed Processing Symposium, 2008.
11. Van Amesfoort A, Varbanescu A, Sips H, Van Nieuwpoort R,. Evaluating multi-core platforms for HPC data-intensive kernels. In CF '09 Proceedings of the 6th ACM conference on Computing Frontiers. ACM: New York, 2009; 207-216.
12. Shalf J,. The new landscape of parallel computer architecture. Journal of Physics: Conference Series 2007; 78. 012066.
13. Asanovic K, et al,. The landscape of parallel computing research: a view from Berkeley. EECS technical report, 2006. http://www.eecs.berkeley.edu/Pubs/ TechRpts/2006/EECS-2006-183.html [Oct 5, 2011].
14. Hill MD, Marty MR,. Amdahl's law in the multicore era. IEEE Computer, 2008.
15. Xilinx, Inc. Virtex-6 FPGA Family. http://www.xilinx.com/products/ virtex6/ [Oct 5, 2011].
16. Altera Corp. Stratix series high-end FPGAs. http://www.altera.com/ products/devices/stratix-fpgas/about/stx-about.html [Oct 5, 2011].
17. Intel Single-Chip Cloud Computer. http://download.intel.com/pressroom/ pdf/rockcreek/SCC-Announcement-JustinRattner.pdf [Oct 5, 2011].
18. Intel many integrated core architecture. http://www.intel.com/pressroom/ archive/releases/2010/20100531comp.htm [Oct 5, 2011].
19. Tullsen DM, Eggers SJ, Levy HM,. Simultaneous multithreading: maximizing on-chip parallelism. ISCA '95 Proceedings of the 22nd Annual International Symposium on Computer Architecture, 1995; 533-544.
20. Kang D, Liu C, Gaudiot JL,. The impact of speculative execution on SMT processors. International Journal of Parallel Programming 2008; 36 (4): 361-385.
21. Baskaran MM, Bondhugula U, Krishnamoorthy S, Ramanujam J, Rountev A, Sadayappan P,. Automatic data movement and computation mapping for multi-level parallel architectures with explicitly managed memories. PPoPP '08 Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2008; 1-10.
22. Bailey DH,. Little's law and high performance computing. RNR Technical Report, 1997.
23. Volkov V, Demmel J,. LU, QR and Cholesky factorizations using vector capabilities of GPUs. EECS Technical Report, 2008. http://www.eecs.berkeley.edu/ Pubs/TechRpts/2008/EECS-2008-49.html [Oct 5, 2011].
24. Intel Corp. Intel many integrated core. http://newsroom.intel.com/ servlet/JiveServlet/download/2152-4-5220/ISC-Intel-MIC-factsheet.pdf [Oct 5, 2011].
25. Fujitsu Global. K computer: World's No.1 on TOP500 List. http://www.fujitsu.com/global/about/tech/k/ [Oct 5, 2011].
26. Adapteva Inc. Epiphany IV multicore processors. http://www.adapteva.com/ [Oct 5, 2011].
27. Dagum L, Menon R,. OpenMP: an industry-standard API for shared-memory programming. IEEE Computational Science and Engineering 1998; 05 (1): 46-55.
28. MPI: a message-passing interface standard (version 2.2). http://www.mpi-forum.org/docs/mpi-2.2/mpi22-report.pdf [Oct 5, 2011].
29. Richardson H,. High Performance Fortran-history, overview and current developments. TMC-261, 1996. http://citeseerx.ist.psu.edu/viewdoc/summary?doi= 10.1.1.48.8497 [Oct 5, 2011].
30. Carlson B, El-Ghazawi T, Numrich R, Yelick K,. Programming in the partitioned global address space model. Supercomputing 2003. [Oct 5, 2011].
31. Unified Parallel C. http://upc.gwu.edu/ [Oct 5, 2011].
32. Coarray Fortran. http://caf.rice.edu/ [Oct 5, 2011].
33. The chapel parallel programming language, http://chapel.cray.com/ [Oct 5, 2011].
34. X10: performance and productivity at scale, http://x10-lang.org/ [Oct 5, 2011].
35. Schneider S, Yeom JS, Nikolopoulos DS,. Programming multiprocessors with explicitly managed memory hierarchies. IEEE Computer 2009; 42: 28-34.
36. Halfhill T,. Parallel processing with CUDA. Microprocessor Report 01/28/08-01, 2008.
37. Intel Corp. Intel Parallel Building Blocks (PBB). http://software.intel. com/en-us/articles/intel-parallel-buildingblocks/ [Oct 5, 2011].
38. Intel Corp. Intel Array Building Blocks (ArBB). http://software.intel. com/en-us/articles/intel-array-building-blocks/ [Oct 5, 2011].
39. Wang P, Collins J, Chinya G, Jiang H, Tian X, Girkar M, Yang N, Lue GY, Wang H,. EXOCHI: architecture and programming environment for a heterogeneous multi-core multithreaded system. SIGPLAN Not 2007; 42 (6): 156-166. (Pubitemid 47630684)
40. Linderman M, Collins J, Wang H, Meng T,. Merge: a programming model for heterogeneous multi-core systems. ASPLOS XIII, 2008; 287-296. (Pubitemid 351585414)
41. Huang S, Hormati A, Bacon D, Rabbah R,. Liquid Metal: object-oriented programming across the hardware/software boundary. ECOOP '08 Proceedings of the 22nd European conference on Object-Oriented Programming.
42. Luk CK, Hong S, Kim H,. Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping. Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, 2009; 45-55. ISBN 978-1-60558-798-1.
43. Buchty R, Kramer D, Kicherer M, Karl W,. A light-weight approach to dynamical run-time linking supporting heterogenous, parallel, and reconfigurable architectures. In Architecture of Computing Systems, vol. 5467, Lecture Notes in Computer Science, 2009; 60-71.
44. Buchty R, Kicherer M, Kramer D, Karl W,. An embrace-and-extend approach to managing the complexity of future heterogeneous systems. In SAMOS IX, vol. 5657, Lecture Notes in Computer Science, Springer: Berlin/Heidelberg, 2009; 226-235.
45. Nowak F, Kicherer M, Buchty R, Karl W,. Delivering guidance information in heterogeneous systems. ARCS 2010 Workshop Proceedings, Hannover, Germany, February 2010; 279-284. VDE, ISBN 978-3-8007-3222-7.
46. Kicherer M, Nowak F, Buchty R, Karl W,. Extending a light-weight runtime system by dynamic instrumentation for performance evaluation. ARCS 2010 Workshop Proceedings, Hannover, Germany, February 2010; 95-101. VDE, ISBN 978-38007-3322-7.
47. Kicherer M, Buchty R, Karl W,. Cost-aware function migration in heterogeneous systems. HiPEAC '11 Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers, 2011.
48. Mohiyuddin M, Hoemmen M, Demmel J, Yelick K,. Minimizing communication in sparse matrix solvers. In Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, ACM: New York, 2009; 1-11.
49. Augustin W, Heuveline V, Weiss JP,. Optimized stencil computation using in-place calculation on modern multicore systems. Proceedings of the 15th International Euro-Par Conference on Parallel Processing, 2009; 772-784.
50. 3-parallel finite element software http://www.hiflow3. org [Oct 5, 2011].
51. Heuveline V, Subramanian C, Lukarski D, Weiss JP,. A multi-platform linear algebra toolbox for finite element solvers on heterogeneous clusters. PPAAC'10, IEEE Cluster Workshops, 2010; to appear.
52. Heuveline V, Lukarski D, Weiss JP,. Enhanced parallel ILU(p)-based preconditioners for multi-core CPUs and GPUs -the power(q)-pattern method, 2011. EMCL Preprint 2011-08, http://www.emcl.kit.edu/preprints/emcl-preprint-2011-08. pdf [Oct 5, 2011].