Measuring interference between live datacenter applications

International Conference for High Performance Computing, Networking, Storage and Analysis, SC

Volumn , Issue , 2012, Pages

  Kambadur, Melanie ^a   Moseley, Tipp ^b   Hank, Rick ^b   Kim, Martha A ^a  

^a Och Spine at New York Presbyterian Hospitals

^b GOOGLE INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONTROLLED ENVIRONMENT; DATA CENTERS; DATACENTER; HARDWARE RESOURCES; IMPROVE PERFORMANCE; LARGE-SCALE STUDIES; MEASUREMENT TECHNIQUES; PRODUCTION ENVIRONMENTS;

DIGITAL STORAGE;

EID: 84877688520     PISSN: 21674329     EISSN: 21674337     Source Type: Conference Proceeding    
DOI: 10.1109/SC.2012.78     Document Type: Conference Paper

References (52)

1. perf: Linux profiling with performance counters. https://perf.wiki. kernel.org/, July 2011.
2. A. R. Alameldeen and D. A. Wood. IPC considered harmful for multiprocessor workloads. IEEE Micro, 26(4):8-17, July 2006.
3. P. Apparao, R. Iyer, and D. Newell. Towards modeling & analysis of consolidated CMP servers. ACM SIGARCH Computer Architecture News, 36:38-45, May 2008.
4. R. Azimi, D. K. Tam, L. Soares, and M. Stumm. Enhancing operating system support for multicore processors by using hardware performance monitoring. ACM SIGOPS Operating Systems Review, 43:56-65, April 2009.
5. M. Bhadauria and S. A. McKee. An approach to resource-aware co-scheduling for CMPs. In Proceedings of the International Conference on Supercomputing (ICS), pages 189-199, 2010.
6. O. Bilgir, M. Martonosi, and Q. Wu. Exploring the potential of CMP core count management on data center energy savings. Proceedings of the Workshop on Energy Efficient Design (WEED), June 2011.
7. R. Bitirgen, E. Ipek, and J. F. Martinez. Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach. In Proceedings of the Annual International Symposium on Microarchitecture (MICRO), pages 318-329, 2008.
8. S. Blagodurov, S. Zhuravlev, and A. Fedorova. Contention-aware scheduling on multicore systems. Transactions on Computer Systems (TOCS), 28, December 2010.
9. J. Carter, Y. He, J. Shalf, H. Shan, E. Strohmaier, and H. Wasserman. The performance effect of multi-core on scientific applications. In Cray User Group Meeting, Seattle, WA, USA, 2007.
10. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting inter-thread cache contention on a chip multi-processor architecture. In Proceedings of the Symposium on High Performance Computer Architecture (HPCA), pages 340-351, 2005.
11. S. Chen, P. B. Gibbons, M. Kozuch, V. Liaskovitis, A. Ailamaki, G. E. Blelloch, B. Falsafi, L. Fix, N. Hardavellas, T. C. Mowry, and C. Wilkerson. Scheduling threads for constructive cache sharing on CMPs. In Proceedings of the Symposium on Parallelism in Algorithms and Architectures (SPAA), pages 105-115, 2007.
12. R. C. Chiang and H. H. Huang. TRACON: Interference-aware scheduling for data-intensive applications in virtualized environments. In Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis (SC), pages 47:1-47:12, 2011.
13. M. Devuyst, R. Kumar, and D. M. Tullsen. Exploiting unbalanced thread scheduling for energy and performance on a CMP of SMT processors. In Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS), 2006.
14. E. Ebrahimi, C. J. Lee, O. Mutlu, and Y. N. Patt. Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 335-346, 2010.
15. S. Eyerman and L. Eeckhout. Probabilistic job symbiosis modeling for SMT processor scheduling. ACM SIGPLAN Notices, 45:91-102, March 2010.
16. A. Fedorova, M. Seltzer, and M. D. Smith. Improving performance isolation on chip multiprocessors via an operating system scheduler. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 25-38, 2007.
17. A. Herdrich, R. Illikkal, R. Iyer, D. Newell, V. Chadha, and J. Moses. Rate-based QoS techniques for cache/memory in CMP platforms. In Proceedings of the International Conference on Supercomputing (ICS), pages 479-488, 2009.
18. U. Hoelzle and L. A. Barroso. The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines. Morgan and Claypool Publishers, 1st edition, 2009.
19. R. Hood, H. Jin, P. Mehrotra, J. Chang, J. Djomehri, S. Gavali, D. Jespersen, K. Taylor, and R. Biswas. Performance impact of resource contention in multicore systems. In Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS), pages 1-12, April 2010.
20. R. Illikkal, V. Chadha, A. Herdrich, R. Iyer, and D. Newell. PIRATE: QoS and performance management in CMP architectures. SIGMETRICS Performance Evaluation Review, 37:3-10, March 2010.
21. R. Iyer, L. Zhao, F. Guo, R. Illikkal, S. Makineni, D. Newell, Y. Solihin, L. Hsu, and S. Reinhardt. QoS policies and architecture for cache/memory in CMP platforms. SIGMETRICS Performance Evaluation Review, 35:25-36, June 2007. (Pubitemid 350158070)
22. Y. Jiang and X. Shen. Exploration of the influence of program inputs on CMP co-scheduling. In European Conference on Parallel Processing (EUROPAR), volume 5168 of Lecture Notes in Computer Science, pages 263-273. 2008.
23. Y. Jiang, X. Shen, J. Chen, and R. Tripathi. Analysis and approximation of optimal co-scheduling on chip multiprocessors. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 220-229, 2008.
24. Y. Jiang, K. Tian, and X. Shen. Combining locality analysis with online proactive job co-scheduling in chip multiprocessors. In Proceedings of the International Conference on High Performance and Embedded Architectures and Compilers (HiPEAC), pages 201-215, 2010.
25. H. Jin, R. Hood, J. Chang, J. Djomehri, D. Jespersen, K. Taylor, R. Biswas, and P. Mehrotra. Characterizing application performance sensitivity to resource contention in multicore architectures. Technical Report NAS-09-002, NASA Ames Research Center, 2009.
26. M. Kas. Towards on-chip datacenters: A perspective on general trends and on-chip particulars. The Journal of SuperComputing (SCI), October 2011.
27. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 111-122, 2004.
28. Y. Kim, M. Papamichael, O. Mutlu, and M. Harchol-Balter. Thread cluster memory scheduling: Exploiting differences in memory access behavior. In Proceedings of the Annual International Symposium on Microarchitecture (MICRO), pages 65-76, 2010.
29. Y. Koh, R. Knauerhase, P. Brett, M. Bowman, W. Zhihua, and C. Pu. An analysis of performance interference effects in virtual environments. In Proceedings of the International Symposium on Performance Analysis of Systems Software (ISPASS), april 2007.
30. J. Levesque, J. Larkin, M. Foster, J. Glenski, G. Geissler, S. Whalen, B. Waldecker, J. Carter, D. Skinner, H. He, H. Wasserman, J. Shalf, H. Shan, and E. Strohmaier. Understanding and mitigating multicore performance issues on the AMD Opteron architecture. Technical Report LBNL-62500, Lawrence Berkeley National Laboratory, 2007.
31. J. Mars, L. Tang, and R. Hundt. Heterogeneity in homogeneous warehouse-scale computers: A performance opportunity. IEEE Computer Architecture Letters, 10(2):29-32, July 2011.
32. J. Mars, L. Tang, R. Hundt, K. Skadron, and M. L. Soffa. Bubble-up: increasing utilization in modern warehouse scale computers via sensible co-locations. In Proceedings of the Annual International Symposium on Microarchitecture (MICRO), pages 248-259, 2011.
33. J. Mars, L. Tang, and M. L. Soffa. Directly characterizing cross core interference through contention synthesis. In Proceedings of the International Conference on High Performance and Embedded Architectures and Compilers (HiPEAC), pages 167-176, 2011.
34. J. Mars, N. Vachharajani, R. Hundt, and M. L. Soffa. Contention aware execution: online contention detection and response. In Proceedings of the International Symposium on Code Generation and Optimization (CGO), pages 257-265, 2010.
35. M. R. Marty and M. D. Hill. Virtual hierarchies to support server consolidation. ACM SIGARCH Computer Architecture News, 35:46-56, June 2007.
36. M. Moreto, F. J. Cazorla, A. Ramirez, R. Sakellariou, and M. Valero. FlexDCP: a QoS framework for CMP architectures. ACM SIGOPS Operating Systems Review, 43:86-96, April 2009.
37. T. Moseley. Adaptive thread scheduling for simultaneous multithreading processors. Master's thesis, University of Colorado, 2006.
38. O. Mutlu and T. Moscibroda. Stall-time fair memory access scheduling for chip multiprocessors. In Proceedings of the Annual International Symposium on Microarchitecture (MICRO), pages 146-160, 2007.
39. R. Nathuji, A. Kansal, and A. Ghaffarkhah. Q-clouds: managing performance interference effects for QoS-aware clouds. In Proceedings of the European Conference on Computer Systems (EuroSys), pages 237-250, 2010.
40. K. J. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith. Fair queuing memory systems. In Proceedings of the Annual International Symposium on Microarchitecture (MICRO), pages 208-222, 2006.
41. K. Olukotun and L. Hammond. The future of microprocessors. Queue, September 2005.
42. K. K. Pusukuri, D. Vengerov, A. Fedorova, and V. Kalogeraki. Fact: a framework for adaptive contention-aware thread migrations. In Proceedings of the International Conference on Computing Frontiers (CF), 2011.
43. P. Ranganathan and N. Jouppi. Enterprise IT trends and implications for architecture research. In Proceedings of the Symposium on High Performance Computer Architecture (HPCA), pages 253-256, 2005.
44. G. Ren, E. Tune, T. Moseley, Y. Shi, S. Rus, and R. Hundt. Google-wide profiling: A continuous profiling infrastructure for data centers. IEEE Micro, pages 65-79, 2010.
45. A. Snavely and D. Tullsen. Symbiotic jobscheduling for a simultaneous multithreading processor. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 234-244, 2000.
46. L. Tang, J. Mars, and M. L. Soffa. Contentiousness vs. sensitivity: improving contention aware runtime systems on multicore architectures. In Proceedings of the International Workshop on Adaptive Self-Tuning Computing Systems for the Exaflop Era (EXADAPT), pages 12-21, 2011.
47. L. Tang, J. Mars, N. Vachharajani, R. Hundt, and M. L. Soffa. The impact of memory subsystem resource sharing on datacenter applications. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 283-294, 2011.
48. Tilera Corporation. Tile-Gx Processor Family. http://www.tilera.com/ products/processors/TILE-Gx-Family/, 2012.
49. C. Xu, X. Chen, R. Dick, and Z. Mao. Cache contention and application performance prediction for multi-core systems. In Proceedings of the International Symposium on Performance Analysis of Systems Software (ISPASS), pages 76-86, march 2010.
50. E. Z. Zhang, Y. Jiang, and X. Shen. Does cache sharing on modern CMP matter to the performance of contemporary multithreaded programs? In Proceedings of the Symposium on Principles and Practice of Parallel Programming (PPoPP), pages 203-212, 2010.
51. X. Zhang, S. Dwarkadas, and K. Shen. Hardware execution throttling for multi-core resource management. In Proceedings of the USENIX Annual Technical Conference (USENIX ATC), pages 23-23, 2009.
52. L. Zhao, R. Iyer, R. Illikkal, J. Moses, S. Makineni, and D. Newell. Cachescouts: Fine-grain monitoring of shared caches in CMP platforms. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 339-352, 2007.