Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue 2008 PROCEEDINGS, 2008, Pages 318-329

  Bitirgen, Ramazan ^a   Ipek, Engin ^b   Martínez, José F ^a  

^a Cornell University ^*  (United States)

^b MICROSOFT RESEARCH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALLOCATION DECISION; IN-CHIP; MACHINE LEARNING PROBLEM; MACHINE-LEARNING; ON-CHIP MULTIPROCESSOR; OPEN PROBLEMS; PERFORMANCE METRICS; PERFORMANCE OBJECTIVE; PHASE CHANGE; PREDICTIVE MODELS; RESOURCE DISTRIBUTION; RESOURCE MANAGEMENT SCHEMES; RUNTIME; RUNTIME OVERHEADS; SEARCH MECHANISM; SINGLE MECHANISMS; SYSTEM RESOURCES; SYSTEM-LEVEL PERFORMANCE;

EDUCATION; MULTIPROGRAMMING; PACKET NETWORKS; PLANNING; RESOURCE ALLOCATION; ROBOT LEARNING; SYSTEMS ANALYSIS;

MULTIPROCESSING SYSTEMS;

EID: 66749161432     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2008.4771801     Document Type: Conference Paper

References (27)

1. D. H. Bailey et al. NAS parallel benchmarks. Technical report, NASA Ames Research Center, March 1994. Tech. Rep. RNR-94-007.
2. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In International Symposium on Computer Architecture, pages 83-94, Vancouver, Canada, June 2000.
3. R. Caruana and D. Freitag. Greedy attribute selection. In International Conference on Machine Learning, pages 28-36, New Brunswick, NJ, July 1994.
4. P. Chaparro, J. González, and A. González. Thermal-effective clustered microarchitectures. In Workshop on Temperature-Aware Computer Systems, München, Germany, June 2004.
5. S. Choi and D. Yeung. Learning-based smt processor resource distribution via hill-climbing. In ISCA-33, 2006.
6. B. Curran, B. McCredie, L. Sigal, E. Schwarz, B. Fleischer, Y.-H. Chan, D. Webber, M. Vaden, and A. Goyal. 4ghz+ low-latency fixed-point and binary floating-point execution units for the power6 processor. In ISSCC, 2006.
7. J. L. Henning. SPEC CPU2000: Measuring CPU performance in the new millennium. IEEE Computer, 33(7):28-35, July 2000.
8. B. Hickmann, A. Krioukov, M. Schulte, and M. Erle. A parallel ieee p754 decimal floating-point multiplier. In ICCD, 2007.
9. W. Huang, M. R. Stan, K. Skadron, K. Sankaranarayanan, S. Ghosh, and S. Velusamy. Compact thermal modeling for temperature-aware design. In IEEE/ACM Design Automation Conference, pages 883-878, San Diego, CA, June 2004.
10. C. Isci, A. Buyuktosunoglu, C. Cher, P. Bose, and M. Martonosi. An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget. In MICRO-39, 2006.
11. R. Iyer. Cqos: a framework for enabling qos in shared caches of cmp platforms. In ICS-18, 2004.
12. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. In PACT-13, 2004.
13. J. Li and J. F. Martínez. Dynamic power-performance adaptation of parallel computation on chip multiprocessors. In International Symposium on High-Performance Computer Architecture, pages 14-23, Austin, TX, Feb. 2006.
14. C. Liu, A. Sivasubramaniam, and M. Kandemir. Organizing the last line of defense before hitting the memory wall for cmps. In HPCA-10, 2004.
15. K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in smt processors. In International Symposium on Performance Analysis of Systems and Software, Tucson, AZ, Nov. 2001.
16. Micron. 512Mb DDR2 SDRAM Component Data Sheet: MT47H128M4B6-25, March 2006.
17. O. Mutlu and T. Moscibroda. Stall-time fair memory access scheduling for chip multiprocessors. In MICRO-40, 2007.
18. O. Mutlu and T. Moscibroda. Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared dram systems. In ISCA-35, 2008.
19. K. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith. Fair queueing memory systems. In MICRO-39, 2006.
20. K. Nesbit, J. Laudon, and J. Smith. Virtual private caches. In ISCA-34, 2007.
21. M. Qureshi and Y. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In MICRO-39, 2006.
22. N. Rafique, W. Lim, and M. Thottethodi. Architectural support for operating system-driven cmp cache management. In PACT-15, 2006.
23. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos. SESC simulator, January 2005. http://sesc.sourceforge.net.
24. S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens. Memory access scheduling. In ISCA-27, 2000.
25. G. E. Suh, S. Devadas, and L. Rudolph. A new memory monitoring scheme for memory-aware scheduling and partitioning. In HPCA-8, 2002.
26. V. Vardhan, D. G. Sachs, W. Yuan, A. F. Harris, S. V. Adve, D. L. Jones, R. H. Kravets, and K. Nahrstedt. Integrating fine-grained application adaptation with global adaptation for saving energy. In International Workshop on Power-Aware Real-Time Computing, Jersey City, NJ, Sept. 2005.
27. T. Y Yeh and G. Reinman. Fast and fair: Data-stream quality of service. In CASES.05, 2005.