Contention-aware scheduling on multicore systems

ACM Transactions on Computer Systems

Volumn 28, Issue 4, 2010, Pages

  Blagodurov, Sergey ^a   Zhuravlev, Sergey ^a   Fedorova, Alexandra ^a  

^a SIMON FRASER UNIVERSITY   (Canada)

Author keywords

Multicore processors; Scheduling; Shared resource contention

Indexed keywords

CLASSIFICATION SCHEME; COMPREHENSIVE ANALYSIS; CONTENTION-AWARE; EXISTING SYSTEMS; IMPROVING PERFORMANCE; MEMORY BUS; MEMORY CONTROLLER; MULTI-CORE PROCESSOR; MULTI-CORE SYSTEMS; PREFETCHING; RESEARCH EFFORTS; SCHEDULING TECHNIQUES; SHARED RESOURCES; SYSTEM ENERGY; THREAD SCHEDULING; UNSOLVED PROBLEMS; USER LEVELS;

ENERGY UTILIZATION; OPTIMIZATION; QUALITY OF SERVICE;

SCHEDULING ALGORITHMS;

EID: 78650740981     PISSN: 07342071     EISSN: 15577333     Source Type: Journal    
DOI: 10.1145/1880018.1880019     Document Type: Article

References (32)

1. AN MEY, D., SARHOLZ, S., TERBOVEN, C., VAN DER PAS, R., AND LOH, E. 2007. The RWTH Aachen SMP-Cluster User's Guide, Version 6.2.
2. BLAGODUROV, S., ZHURAVLEV, S., LANSIQUOT, S., AND FEDOROVA, A. 2009. Addressing contention on multicore processors via scheduling. Tech. Rep., Simon Fraser University 2009-16.
3. CHANDRA, D., GUO, F., KIM, S., AND SOLIHIN, Y. 2005. Predicting inter-thread cache contention on a chip multi-processor architecture. In Proceedings of the 11th International Symposium on High-Performance Computer Architecture (HPCA'05). 340-351.
4. CHO, S. AND JIN, L. 2006. Managing distributed, shared l2 caches through os-level page allocation. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'39). 455-468.
5. DAS, R., MUTLU, O., MOSCIBRODA, T., AND DAS, C. R. 2009. Application-aware prioritization mechanisms for on-chip networks. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'42). 280-291.
6. DHIMAN, G.,MARCHETTI, G., AND ROSING, T. 2009. vGreen: A system for energy efficient computing in virtualized environments. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED).
7. EBRAHIMI, E., MUTLU, O., LEE, C. J., AND PATT, Y. N. 2009. Coordinated control of multiple prefetchers in multicore systems. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'42). 316-326.
8. FEDOROVA, A., SELTZER, M. I., AND SMITH, M. D. 2007. Improving performance isolation on chip multiprocessors via an operating system scheduler. In Proceedings of the 16th International Conference on Parallel Architectures and Compilation Techniques (PACT'07). 25-38.
9. GONZALEZ, R. AND HOROWITZ, M. 1996. Energy dissipation in general purpose microprocessors. IEEE J. Solid-State Circ. 31, 1277-1284.
10. GROT, B., KECKLER, S. W., AND MUTLU, O. 2009. Preemptive virtual clock: A flexible, efficient, and cost-effective qos scheme for networks-on-chip. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'42). 268-279.
11. HERDRICH, A., ILLIKKAL, R., IYER, R., NEWELL, D., CHADHA, V., AND MOSES, J. 2009. Ratebased QoS techniques for cache/memory in cmp platforms. In Proceedings of the 23rd International Conference on Supercomputing (ICS'09). 479-488.
12. HOSTE, K. AND EECKHOUT, L. 2007. Microarchitecture-independent workload characterization. IEEE Micro 27, 3, 63-72.
13. JIANG, Y., SHEN, X., CHEN, J., AND TRIPATHI, R. 2008. Analysis and approximation of optimal co-scheduling on chip multiprocessors. In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT'08). 220-229.
14. KIM, Y., HAN, D., MUTLU, O., AND HARCHOL-BALTER, M. 2010. Atlas: A scalable and highperformance scheduling algorithm for multiple memory controllers. In Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'41).
15. KNAUERHASE, R., BRETT, P., HOHLT, B., LI, T., AND HAHN, S. 2008. Using OS observations to improve performance in multicore systems. IEEE Micro 28, 3, 54-66.
16. LEE, C. J., MUTLU, O., NARASIMAN, V., AND PATT, Y. N. 2008. Prefetch-aware dram controllers. In Proceedings of the 16th IEEE International Symposium on High-Performance Computer Architecture (HPCA'08). 200-209.
17. LIEDTKE, J., HAERTIG, H., AND HOHMUTH, M. 1997. OS-controlled cache predictability for realtime systems. In Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium (RTAS'97). 213.
18. LIN, J., LU, Q.,DING, X., ZHANG, Z., ZHANG, X., AND SADAYAPPAN, P. 2008. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA'08). 367-378.
19. LUK, C.-K., COHN, R., MUTH, R., PATIL, H., KLAUSER, A., LOWNEY, G.,WALLACE, S., REDDI, V. J., AND HAZELWOOD, K. 2005. PIN: building customized program analysis tools with dynamic instrumentation. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'05). 190-200.
20. MOSCIBRODA, T. AND MUTLU, O. 2007. Memory performance attacks: denial of memory service in multicore systems. In Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium (SS'07). 1-18.
21. MUTLU, O. AND MOSCIBRODA, T. 2007. Stall-time fair memory access scheduling for chip multiprocessors. In Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'40). 146-160.
22. MUTLU, O. AND MOSCIBRODA, T. 2008. Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared dram systems. In Proceedings of the 35th Annual International Symposium on Computer Architecture (ISCA'08). 63-74.
23. QURESHI, M. K. AND PATT, Y. N. 2006. Utility-based cache partitioning: A low-overhead, highperformance, runtime mechanism to partition shared caches. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'39). 423-432.
24. SHELEPOV, D., AND FEDOROVA, A. 2008. Scheduling on heterogeneous multicore processors using architectural signatures. In Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA).
25. SNAVELY, A. AND TULLSEN, D. M. 2000. Symbiotic jobscheduling for a simultaneous multithreaded processor. SIGARCH Comput. Archit. News 28, 5, 234-244.
26. SUH, G. E.,DEVADAS, S., AND RUDOLPH, L. 2002. A new memory monitoring scheme for memoryaware scheduling and partitioning. In Proceedings of the 8th International Symposium on High- Performance Computer Architecture (HPCA'02). 117.
27. TAM, D., AZIMI, R., AND STUMM, M. 2007. Thread clustering: sharing-aware acheduling on smpcmp- smt multiprocessors. In Proceedings of the 2nd ACM European Conference on Computer Systems (EuroSys'07).
28. TAM, D. K., AZIMI, R., SOARES, L. B., AND STUMM, M. 2009. Rapidmrc: Approximating l2 miss rate curves on commodity systems for online optimizations. In Proceeding of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'09). 121-132.
29. THOMAS, M. H., INDERMAUR, T., AND GONZALEZ, R. 1994. Low-power digital design. In Proceedings of the IEEE Symposium on Low Power Electronics. 8-11.
30. VAN DER PAS, R. 2005. The OMPlab on sun systems. In Proceedings of the 1st International Workshop on OpenMP.
31. XIE, Y. AND LOH, G. 2008. Dynamic classification of program memory behaviors in CMPs. In Proceedings of CMP-MSI, (held in conjunction with ISCA-35).
32. ZHANG, X.,DWARKADAS, S., AND SHEN, K. 2009. Towards practical page coloring-based multicore cache management. In Proceedings of the 4th ACM European Conference on Computer Systems (EuroSys'09). 89-102.