Exploiting unbalanced thread scheduling for energy and performance on a CMP of SMT processors

20th International Parallel and Distributed Processing Symposium, IPDPS 2006

Volumn 2006, Issue , 2006, Pages

  DeVuyst, Matthew ^a   Kumar, Rakesh ^a   Tullsen, Dean M ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; MICROPROCESSOR CHIPS; PARALLEL PROCESSING SYSTEMS; SCHEDULING;

CHIP MULTIPROCESSORS; MULTITHREADING CORES; SCHEDULING POLICIES; THREAD SCHEDULES;

MULTIPROCESSING SYSTEMS;

EID: 33847122976     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2006.1639374     Document Type: Conference Paper

References (21)

1. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In International Symposium on Computer Architecture, June 2000.
2. J. Clabes, J. Friedrich, M. Sweet, J. DiLullo, S. Chu, D. Plass, J. Dawson, P. Muench, L. Powell, M. Floyd, B. Sinharoy, M. Lee, M. Goulet, J. Wagoner, N. Schwartz, S. Runyon, G. Gorman, P. Restle, R. Kalla, J. McGill, and S. Dodson. Design and implementation of the POWER5 microprocessor. In DAC '04: Proceedings of the 41st annual conference on Design automation, pages 670-672, 2004.
3. A. Fedorova, M. Seltzer, C. Small, and D. Nussbaum. Performance of multithreaded chip multiprocessors and implications for operating system design. In USENIX 2005 Annual Technical Conference, Apr. 2005.
4. S. Ghiasi and D. Grunwald. Aide de camp: Asymmetric dual core design for power and energy reduction. Technical report, University of Colorado, Boulder, 2003.
5. M. Gomaa, M. D. Powell, and T. N. Vijaykumar. Heat-and-run: leveraging SMT and CMP to manage power density through the operating system. SIGPLAN Not., 39(11):260-270, 2004.
6. R. Kumar, K. I. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen. Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction. In MICRO 36: Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, 2003.
7. R. Kumar, D. M. Tullsen, P. Ranganathan, N. P. Jouppi, and K. I. Farkas. Single-ISA Heterogeneous Multi-core Architectures for Multithreaded Workload Performance. In International Symposium on Computer Architecture, June 2004.
8. S. Parekh, S. Eggers, and H. Levy. Thread-sensitive scheduling for SMT processors. Technical report, University of Washington, Apr. 2000.
9. R. Sasanka, S. V. Adve, Y.-K. Chen, and E. Debes. The energy efficiency of CMP vs. SMT for multimedia workloads. In ICS '04: Proceedings of the 18th annual International Conference on Supercomputing, pages 196-206, 2004.
10. Y. Sazeides, R. Kumar, D. M. Tullsen, and T. Constantinou. The danger of interval-based power efficiency metrics: When worst is best. In Computer Architecture Letters, Vol 4, Jan. 2005.
11. J. S. Seng, D. M. Tullsen, and G. Z. Cai. Power-sensitive multithreaded architecture. In Proceedings of International Conference on Computer Design, 2000.
12. A. Settle, J. L. Kihm, A. Janiszewski, and D. A. Connors. Architectural support tor enhanced SMT job scheduling. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 63-73, 2004.
13. K. A. Shaw and W. J. Dally. Migration in single chip multiprocessors. In Computer Architecture Letters, Vol 1, Jan. 2002.
14. T. Sherwood, E. Perelman, G. Hammerley, and B. Calder. Automatically characterizing large-scale program behavior. In International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2002.
15. A. Snavely and D. Tullsen. Symbiotic jobscheduling for a simultaneous multithreading architecture. In Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, Nov. 2000.
16. A. Snavely, D. M. Tullsen, and G. Voelker. Symbiotic job-scheduling with priorities for a simultaneous multithreading processor. In SIGMETRICS '02: Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, pages 66-76, 2002.
17. Sun Microsystems. Throughput computing faq:http://www.sun.com/processors/ throughput/faqs.html, 2005.
18. D. Tullsen. Simulation and modeling of a simultaneous multithreading processor. In 22nd Annual Computer Measurement Group Conference, Dec. 1996.
19. D. Tullsen and J. Brown. Handling long-latency loads in a simultaneous multithreading processor. In 34th International Symposium on Microarchitecture, Dec. 2001.
20. D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In 23rd Annual International Symposium on Computer Architecture, May 1996.
21. D. Tullsen, S. Eggers, and H. Levy. Simultaneous multi-threading: Maximizing on-chip parallelism. In 22nd Annual International Symposium on Computer Architecture, June 1995.