PI-RATE: QoS and performance management in CMP architectures

Performance Evaluation Review

Volumn 37, Issue 4, 2010, Pages 3-10

  Illikkal, Ramesh ^a   Chadha, Vineet ^a   Herdrich, Andrew ^a   Iyer, Ravi ^a   Newell, Donald ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Clock modulation; Frequency scaling; Integral Controller; Proportional

Indexed keywords

ELECTRIC POWER UTILIZATION; INFORMATION MANAGEMENT; RESOURCE ALLOCATION;

CLOCK MODULATION; CONTROL-THEORETIC APPROACH; FREQUENCY-SCALING; INTEGRAL CONTROLLERS; PERFORMANCE MANAGEMENT; PROPORTIONAL; RESOURCE UTILIZATIONS; SHARED RESOURCE CONTENTIONS;

QUALITY OF SERVICE;

EID: 84975241853     PISSN: 01635999     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1773394.1773397     Document Type: Conference Paper

References (26)

1. Acpi specification. http://www.acpi/info/spec.htm.
2. Intel dual-core processors. http://www.intel.com/technology/computing/dualcore/.
3. Pid controller. http://en.wikipedia.org/wiki/PID controller.
4. SPEC cpu2000 benchmark. http://www.spec.org/cpu/.
5. Barnes Cooper. Mobile power management. Intel Internal Presentation.
6. C. Isci et al. An analysis of multi-core global power management policies. In MICRO-39, Dec 2006.
7. C. Isci et al. Live, runtime phase monitoring and prediction on real systems with application to dynamic power management. In MICRO-39, Dec 2006.
8. D. Chandra et. al. Predicting inter-thread cache contention on a chip multiprocessor architecture. In HPCA, 2007.
9. H. Kannan et. al. From chaos to QoS: Case studies in CMP resource management. In 2nd Workshop on Design, Architecture and Simulation of CMP Platforms (dasCMP/Micro), 2006.
10. Herdrich et al. Rate-based QoS techniques for cache/memory in CMP platforms. In ICS, 2009.
11. J. Lin et al. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In HPCA, 2008.
12. J. Sharkey et al. Evaluating design tradeoffs in on-chip power management for CMPs. In ISPLED, 2007.
13. K. J. Nesbit et al. Fair queuing memory systems. In MICRO, 2006.
14. K. J. Nesbit et al. Virtual private caches. In ISCA, 2007.
15. N. Rafique et al. Architecture support for OS-driven CMP cache management. In PACT, 2006.
16. TM duo processor. In Intel Technology Journal, 2006.
17. R. Iyer et. al. Datacenter-on-chip architectures: Tera-scale challenges and opportunities. In Intel Technology Journal, 2007.
18. R. Iyer et. al. Qos policies and architecture for cache/memory in CMP platforms. In ACM sigmetrics, 2007.
19. R. Iyer. Cqos: A framework for enabling QoS in shared caches of CMP platforms. In ICS, 2004.
20. O. Mutlu and T. Moscibroda. Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems. In ISCA, 2008.
21. O. Mutlu and T. Moscibroda. Stall-time fair memory access scheduling for chip multiprocessors. In MICRO, 2008.
22. K. Olukotun P. Kongetira, K. Aingaran. Niagara: A 32-way multithreaded processor. In IEEE Micro, 2005.
23. M. K. Qureshi and Yale N. Patt. Utility-based cache partitioning: Low-overhead, high-performance, runtime mechanism to partition shared caches. In MICRO, 2006.
24. Jose F. Martinez Ramazan Bitirgen, Engin Ipek. Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach. In MICRO, 2008.
25. A. Klauser S. Manne and D. Grunwald. Pipeline gating: Speculation control for energy reduction,. In 25th International Symposium on Computer Architecture, 1998.
26. H Tsao. Ibm @eserver p5 570 server consolidation using POWER5. In White Paper, IBM Corporation.