CacheScouts: Fine-grain monitoring of shared caches in CMP platforms

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2007, Pages 339-349

  Zhao, Li ^a   Iyer, Ravi ^a   Illikkal, Ramesh ^a   Moses, Jaideep ^a   Makineni, Srihari ^a   Newell, Don ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER OPERATING SYSTEMS; COMPUTER SOFTWARE; MECHANISMS; PARALLEL PROCESSING SYSTEMS; PRODUCTION CONTROL; SCHEDULING; TURBO CODES;

CASE STUDIES; COMPILATION TECHNIQUES; INTERNATIONAL CONFERENCES; LOSS OF ACCURACY; LOW OVERHEAD; MONITORING ARCHITECTURE; MULTI CORES; MULTIPLE APPLICATIONS; OPERATING SYSTEMS; PARALLEL ARCHITECTURES; PERFORMANCE MANAGEMENT; SAMPLING MECHANISMS; SERVER CONSOLIDATION; SHARED CACHE; VIRTUAL MACHINE MONITORS;

QUALITY OF SERVICE;

EID: 47249123399     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2007.44     Document Type: Conference Paper

References (29)

1. D. Chandra, F. Guo, S. Kim, and Y. Solihin, "Predicting inter-thread cache contention on a chip multiprocessor architecture", 11th HPCA, 2005
2. T. Deshane, D. Dimatos, et al., "Performance Isolation of a Misbehaving VMs with Xen, VMware and Solaris Containers,"http://people. clarkson.edu/~jnm/publications/isolationOfMisbehavingVMs.pdf
3. A. Fedorova, M. Seltzer, M. Smith, C. Small, "CASC: A Cache-Aware Scheduling Algorithm For Multithreaded Chip Multiprocessors," http://research.sun.com/scalable/pubs/CASC.pdf
4. L. Hsu, S. Reinhardt, et al., "Communist, Utilitarian, and Capitalist Cache Policies on CMPs: Caches as a Shared Resource", PACT, Sept 2006.
5. H. Kannan, F. Guo, L. Zhao, et al., "From Chaos to QoS: Case Studies in CMP Resource Management," dasCMP/Micro, Dec 2006.
6. R. Kessler, M.D. Hill, D. A. Wood, "A comparison of trace-sampling techniques for multi-megabyte caches", IEEE Transactions on Computers, 1994
7. S. Kim, D. Chandra, and Y. Solihin, "Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture", 13th Int'l Conf. on Parallel Architectures & Complication Technique (PACT), 2004
8. Intel Corporation. "Intel Dual-Core Processors," http://www.intel.com/technology/computing/dual-core/
9. Intel Corporation, "World's first quad-core processors for desktop and mainstream processors," http://www.intel.com/quad-core/
10. Intel Corporation, "Tera-Scale Computing," http://www.intel. com/research/platform/terascale/
11. Intel Corporation, "Intel Vtune Performance Analyzer", http://www.intel.com/software/products/vtune
12. R. Iyer, "CQoS: A Framework for Enabling QoS in Shared Caches of CMP Platforms," 18th Annual International Conference on Supercomputing (ICS'04), July 2004.
13. th MASCOTS, Oct. 2003.
14. P. Kongetira, K. Aingaran, K. Olukotun, "Niagara: A 32-Way Multithreaded Sparc Processor," IEEE Micro. 2005
15. K. Krewell, "Best Servers of 2004: Where Multicore is Norm," www.mpronline.com, Jan 2005.
16. th IEEE Symp.on High-Performance Computer Architecture, Feb. 2004.
17. Oprofile, http://oprofile.sourceforge.net/docs/
18. S.S.Pinter, M.Zalmanovici, "Data Sharing Conscious Scheduling for Multi-threaded Applications on SMP Machines," Euro-Par 2006
19. M. K. Qureshi and Yale N. Patt, "Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches", MICRO 2006
20. N. Rafique, W. Lim, M. Thottethodi, "Architecture Support for OS-Driven CMP Cache Management", 15th International Conference on Parallel Architectures and Compilation Techniques, Sept 2006.
21. Sap America Inc., "SAP Standard Benchmarks," http://www.sap.com/solutions/benchmark/index.epx
22. SPECjAppServer Java Application Server Benchmark, available online at http://www.spec.org/jAppServer/
23. SPECint, http://www.spec.org/cpu2000/SPECint
24. SPECjbb2005, http://www.spec.org/jbb2005
25. G. Suh, S. Devadas, and L. Rudolph, "A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning," HPCA-8, Feb 2002.
26. N. Thornock, "Using Set Sampling for L3 cache studies," Master's Thesis, Dept. of Computer Science, Brigham Young University, 1999
27. J. Torrellas, A. Tucker and A. Gupta, "Benefits of cache-affinity scheduling in shared-memory multiprocessors", SIGMETRICS 1993
28. Hsian-Fen Tsao, "IBM @eserver p5 570 Server Consolidation Using POWER5", Virtualization White Paper, IBM Corporation
29. R. Uhlig, et al., "Intel Virtualization Technology," IEEE Computer, 2005.