QoS policies and architecture for cache/memory in CMP platforms

Performance Evaluation Review

Volumn 35, Issue 1, 2007, Pages 25-36

  Iyer, Ravi ^a   Zhao, Li ^a   Guo, Fei ^b   Illikkal, Ramesh ^a   Makineni, Srihari ^a   Newell, Don ^a   Solihin, Yan ^b   Hsu, Lisa ^c   Reinhardt, Steve ^c  

^a INTEL CORPORATION   (United States)

^b NORTH CAROLINA STATE UNIVERSITY   (United States)

^c UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Cache memory; CMP; Performance; Quality of service; Resource sharing priniciples; Service level agreements

Indexed keywords

RESOURCE SHARING PRINICIPLES; SERVICE LEVEL AGREEMENTS; VIRTUALIZATION;

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SOFTWARE; QUALITY OF SERVICE; RESOURCE ALLOCATION; VIRTUAL REALITY;

CACHE MEMORY;

EID: 36349002905     PISSN: 01635999     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1269899.1254886     Document Type: Conference Paper

References (36)

1. Azul Systems. Azul Compute Appliance. http://www.azulsystems.com/ products/cpools_cappliance.ht ml
2. P. Barham, et al. Xen and the Art of Virtualization. In Proc. of the ACM Symposium on Operating Systems Principles (SOSP), Oct 2003.
3. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting interthread cache contention on a chip multiprocessor architecture", In Proc. of 11th International Symposium on High Performance Computer Architecture (HPCA), Feb 2005.
4. T. Deshane, D. Dimatos, et al., Performance Isolation of a Misbehaving Virtual Machine with Xen, VMware and Solaris Containers. http://people.clarkson.edu/~jnm/publications/isolationOfMis behavingVMs.pdf.
5. thInternational Conference on Parallel Architectures and Compilation Techniques (PACT), Sept 2006.
6. R. P. Goldberg. Survey of virtual machine research. IEEE Transactions on Computers, 1974.
7. Intel Corporation. Intel Dual-Core Processors - The First Multi-core Revolution. http://www.intel.com/technology/computing/dual-core/.
8. R. Iyer. On Modeling and Analyzing Cache Performance using CASPER. In Proc. of 11th International Symposium on Modeling, Analysis and Simulation of Computer & Telecom Systems, Oct 2003.
9. R. Iyer. CQoS: A Framework for Enabling QoS in Shared Caches of CMP Platforms. In Proc. of 18th Annual International Conference on Supercomputing (ICS '04), July 2004.
10. S. Kim, D. Chandra, and Y. Solihin. Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture. In Proc. of 13th Int'l Conf. on Parallel Arch. & Complication Techniques (PACT), Sept 2004.
11. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32Way Multithreaded Sparc Processor.In Proc. of Annual International Symposium on Microarchitecture(MICRO), Mar 2005.
12. K. Krewell. Best Servers of 2004: Multicore is Norm. Microprocessor Report, www.mpronline.com, Jan 2005.
13. R. Kumar, D.M. Tullsen, N. P. Jouppi, P. Ranganathan. Heterogeneous Chip Multiprocessors. IEEE Transactions on Computers, 2005.
14. J. Laudon. Performance/Watt: The New Server Focus. In 1st Workshop on Design, Architecture and Simulation of CMP (dasCMP), Nov 2005.
15. K. Lee, T. Lin and C. Jen. An Efficient Quality-Aware Memory Controller for Multimedia Platform SoC. IEEE Trans. On Circuits and Systems for Video Technology, May 2005.
16. C. Natarajan, B. Christenson, and F. Briggs. Performance Impact of Memory Controller Features in Multiprocessor Server Environment. In 3rd Workshop on Memory Performance Issues, 2004.
17. Kyle J. Nesbit, et al. Fair Queuing Memory Systems. In Proc. of Annual International Symposium on Microarchitecture (MICRO), June 2006.
18. K. Olukotun, B. A. Nayfeh, et. al. The case for a singlechip multiprocessor. In Proc. of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Oct 1996.
19. M. K. Qureshi and Y. N. Patt. Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches In Proc of Annual Int'l Symposium on Microarchitecture (MICRO), June 2006.
20. N. Rafique, W.T. Lim and M. Thottethodi. Architectural Support for Operating System-Driven CMP Cache Management. In Proc. of the 15th International Conference on Parallel Architectures and Compilation Technology (PACT 2006), Sept 2006.
21. P. Ranganathan and N. Jouppi. Enterprise IT Trends and Implications on Architecture Research. In Proc of the 11th International Symposium on High Performance Computer Architecture (HPCA), Feb 2005.
22. S. Rixner, W. J. Dally, U. J. Kapasi, et al. Memory access scheduling. In Proc. of the International Symposium on Computer Architecture (ISCA), June 2000.
23. M. Rosenblum and T. Garfinkel. Virtual Machine Monitors: Current Technology and Future Trends. IEEE Transactions on Computers, 2005.
24. L. Sha, R. Rajkumar and J. P. Lehoczky. Priority Inheritance Protocols: An Approach to Real-Time Synchronization. IEEE Transactions on Computers, Sept 1990.
25. SPECint, http://www.spec.org/cpu2000/SPECint
26. SPECjbb2005, http://www.spec.org/jbb2005
27. H. S. Stone, J. Turek, and J. L. Wolf. Optimal partitioning of cache memory. IEEE Transactions on Computers, Sept 1992.
28. G. Suh, S. Devadas, and L. Rudolph. A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning. In Proc. of International Symposium on High Performance Computer Architecture (HPCA), Feb 2002.
29. "Test TCP (TTCP) Benchmarking Tool", http://www.pcausa.com
30. "TPC-C Design Document", http://www.tpc.org/tpcc/
31. R. Uhlig, et al., "Intel Virtualization Technology," IEEE Transactions on Computers, 2005.
32. R. Uhlig, R. Fishtein, et. al. SoftSDV: A Presilicon Software Development Environment for the IA-64 Architecture. Intel Technology Journal, (http://www.intel.com/technology/itjf)
33. T. Y. Yeh and G. Reinman. Fast and Fair: Data-stream Quality of Service. In Proc. of International Conference of Compilers, Architecture and System For Embedded Systems (CASES), July 2004.
34. L. Zhao, J. Moses, R. Iyer, et al. Architectural Evaluation of Large-Scale CMP Platforms using ManySim. In Intel's Design & Test Technology Conference (DTTC), Aug 2006.
35. H. Zhang. Service Disciplines for Guaranteed Performance Service in Packet-switching Networks. In Proc. of IEEE, Oct. 1995.
36. Z. Zhu and Z. Zhang. A Performance Comparison of DRAM Memory System Optimizations for SMT Processors. In Proc, of the 11th International Symposium on High Performance Computer Architecture(HPCA), Feb 2005