Fair cache sharing and partitioning in a chip multiprocessor architecture

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2004, Pages 111-122

  Kim, Seongbeom ^a   Chandra, Dhruba ^a   Solihin, Yan ^a  

^a North Carolina State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE SHARING; INSTRUCTION PER CYCLE (IPC); MULTI-THREADED (MT) ARCHITECTURE; THREAD STARVATION;

ALGORITHMS; BUFFER STORAGE; COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER OPERATING SYSTEMS; PROBLEM SOLVING;

MULTIPROCESSING SYSTEMS;

EID: 10444238444     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. J. E. Barnes. Treecode. Institute for Astronomy, Univ. of Hawaii, ftp://hubble.ifa.hawali.edu/pub/barnes/treecode, 1994.
2. C. Cascaval, L. DeRose, D. A. Padua, and D. Reed. Compile-Time Based Performance Prediction. In Twelfth Intl. Workshop on Languages and Compilers for Parallel Computing, 1999.
3. Z. Cvetanovic. Performance Analysis of the Alpha 21364-Based HP GS1280 Multiprocessor. In 30th Intl. Symp. on Computer Architecture, 2003.
4. G. K. Dorai and D. Yeung. Transparent Threads: Resource Sharing in SMT Processors for High Single-Thread Performance. In Parallel Architecture and Compilation Techniques (PACT), pages 30-41, 2002.
5. E. Dudewicz and S. Mishra. Modern Mathematical Statistics. John Wiley, 1988.
6. J. Emer. EV8: The Post Ultimate Alpha. PACT Keynote Presentation, 2001.
7. J. Hennessy and D. Patterson. Computer Architecture: a Quantitative Approach. Morgan-Kaufmann Publishers, Inc., 2nd edition, 1996.
8. S. Hily and A. Seznec. Contention on the 2nd level cache may limit the effectiveness of simultaneous multithreading. IRISA Tech. Rep. 1086, 1997.
9. IBM. IBM Power4 System Architecture White Paper, 2002.
10. P. Jain, S. Devadas, D. Engels, and L. Rudolph. Software-Assisted Cache Replacement Mechanisms for Embedded Systems. In Intl. Conf. on Computer-Aided Design, 2001.
11. J. Lee, Y. Solihin, and J. Torrellas. Automatically Mapping Code on an Intelligent Memory Architecture. In 7th Intl. Symp. on High Performance Computer Architecture, 2001.
12. K. Luo, J. Gummaraju, and M. Franklin. Balancing Through-put and Fairness in SMT Processors. In IEEE Intl. Symp. on Performance Analysis of Systems and Software (ISPASS), pages 164-171, 2001.
13. R. L. Mattson, J. Gecsei, D. Slutz, and I. Traiger. Evaluation Techniques for Storage Hierarchies. IBM Systems Journal, 9(2), 1970.
14. P. Ranganathan, S. Adve, and N. Jouppi. Reconfigurable Caches and their Application to Media Processing. In 27th Intl. Symp. on Computer Architecture, June 2000.
15. A. Snavely and D. Tullsen. Symbiotic jobscheduling for a simultaneous multithreading processor. In Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, 2000.
16. A. Snavely, D. Tullsen, and G. Voelker. Symbiotic jobscheduling with priorities for a simultaneous multithreading processor. In SIGMETRIC, 2002.
17. A. Snavely, et al. Explorations in symbiosis on two multithreaded architectures. In Workshop on Multithreaded Execution, Architecture, and Compilation, 1999.
18. Standard Performance Evaluation Corporation. Spec benchmarks. http://www.spec.org, 2000.
19. G. Suh, S. Devadas, and L. Rudolph. A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning. In High Performance Computer Architecture, 2002.