Enhancing operating system support for multicore processors by using hardware performance monitoring

Operating Systems Review (ACM)

Volumn 43, Issue 2, 2009, Pages 56-65

  Azimi, Reza ^a   Tam, David K ^a   Soares, Livio ^a   Stumm, Michael ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

C.4 computer systems organization : performance of systems measurement techniques; Experimentation; Modeling and prediction; Modeling techniques; D.4.8 operating systems : performance measurements; Performance

Indexed keywords

COMPUTER SYSTEMS ORGANIZATION; MEASUREMENT TECHNIQUES; OPERATING SYSTEMS; PERFORMANCE; PERFORMANCE OF SYSTEMS; PREDICTION MODELING;

BENCHMARKING; BUFFER STORAGE; COMPUTER HARDWARE; MICROPROCESSOR CHIPS; MONITORING; PIPELINE PROCESSING SYSTEMS; SHAPE MEMORY EFFECT;

COMPUTER OPERATING SYSTEMS;

EID: 77952247820     PISSN: 01635980     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1531793.1531803     Document Type: Conference Paper

References (40)

1. BIOS and Kernel Developer's Guide (BKDG) For AMD Family 10h Processors. AMD, Sept. 2007.
2. J. Appavoo, D. Da Silva, O. Krieger, M. Auslander, M. Ostrowski, B. Rosenburg, A. Waterland, R. Wisniewski, J. Xenidis, M. Stumm, and L. Soares. Experience distributing objects in an SMMP OS. ACM Transactions on Computer Systems (TOCS), 25(3):6:1-6:52, Aug. 2007.
3. R. Azimi, M. Stumm, and R.Wisniewski. Online performance analysis by statistical sampling of microprocessor performance counters. In Int'l Conf. on Supercomputing (ICS), 2005.
4. F. Bellosa and M. Steckermeier. The performance implications of locality information usage in shared-memory multiprocessors. J. of Parallel & Distributed Computing, 37(1):113-121, Aug. 1996.
5. B. Bershad, D. Lee, T. Romer, and J. Chen. Avoiding conflict misses dynamically in large direct-mapped caches. In Int'l Conf. on Architectural Support for Programming Languages & Operating Systems (ASPLOS), 1994.
6. R. Bryant, H.-Y. Chang, and B. Rosenburg. Operating system support for parallel programming on RP3. IBM J. of Research & Development, 35(5-6):617-634, Sept./Nov. 1991.
7. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting interthread cache contention on a chip multi-processor architecture. In Int'l Symp. on High Performance Computer Architecture (HPCA), 2005.
8. J. Chapin, A. Herrod, M. Rosenblum, and A. Gupta. Memory system performance of UNIX on CC-NUMA multiprocessors. In Int'l Conf. on Measurement & Modeling of Computer Systems (SIGMETRICS), 1995.
9. S. Cho and L. Jin. Managing distributed, shared L2 caches through OS-level page allocation. In Int'l Symp. on Microarchitecture (MICRO), 2006.
10. S. Cho and L. Jin. Better than the two: Exceeding private and shared caches via two-dimensional page coloring. In Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMP-MSI), 2007.
11. J. Corbalan, X. Martorell, and J. Labarta. Evaluation of the memory page migration influence in the system performance: the case of the SGI O2000. In Int'l Conf. on Supercomputing (ICS), 2003.
12. M. Flynn and P. Hung. Microprocessor design issues: Thoughts on the road ahead. IEEE Micro, 25(3):16-31, 2005.
13. B. Gamsa, O. Krieger, J. Appavoo, and M. Stumm. Tornado: Maximizing locality and concurrency in a shared memory multiprocessor operating system. In Symp. on Operating Systems Design & Implementation (OSDI), 1999.
14. F. Guo and Y. Solihin. An analytical model for cache replacement policy performance. In Int'l Conf. on Measurement & Modeling of Computer Systems (SIGMETRICS), 2006.
15. IBM PowerPC 970FX RISC Microprocessor User's Manual. IBM, 2006.
16. Intel Itanium 2 Reference Manual: For Software Development & Optimization. Number 251110-003. Intel, May 2004.
17. R. Iyer. CQoS: a framework for enabling QoS in shared caches of CMP platforms. In Int'l Conf. on Supercomputing (ICS), 2004.
18. H. Kannan, F. Guo, L. Zhao, R. Illikkal, R. Iyer, D. Newell, Y. Solihin, and C.Kozyrakis. From chaos to QoS: Case studies in CMP resource management. In Workshop on Design, Architecture, & Simulation of Chip Multi-Processors (dasCMP), 2006.
19. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. In Int'l Conf. on Parallel Architecture & Compiliation Techniques (PACT), 2004.
20. R. LaRowe, J. Wilkes, and C. Ellis. Exploiting operating system support for dynamic page placement on a NUMA shared memory multiprocessor. In Symp. on Principles & Practice of Parallel Programming (PPoPP), 1991.
21. J. Liedtke, H. Härtig, and M. Hohmuth. OS-controlled cache predictability for real-time systems. In Real-Time Technology & Applications Symp. (RTAS), 1997.
22. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In Int'l Symp. on High Performance Computer Architecture (HPCA), 2008.
23. W. Lynch, B. Bray, and M. Flynn. The effect of page allocation on caches. In Int'l Symp. on Microarchitecture (MICRO), 1992.
24. R. Mattson, J. Gecsei, D. Slutz, and I. Traiger. Evaluation techniques and storage hierarchies. IBM Systems J., 9(2):78-117, 1970.
25. J. Mellor-Crummey and M. Scott. Algorithms for scalable synchronization on shared-memory multiprocessors. ACM Transactions on Computer Systems (TOCS), 9(1):21-65, Feb 1991.
26. L. Noordergraaf and R. Zak. SMP system interconnect instrumentation for performance analysis. In Conf. on Supercomputing (SC), pages 1-9, 2002.
27. M. Qureshi and Y. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In Int'l Symp. on Microarchitecture (MICRO), 2006.
28. N. Rafique, W. Lim, and M. Thottethodi. Architectural support for operating system-driven CMP cache management. In Int'l Conf. on Parallel Architecture & Compiliation Techniques (PACT), 2006.
29. T. Sherwood, B. Calder, and J. Emer. Reducing cache misses using hardware and software page placement. In Conf. on Supercomputing (SC), 1999.
30. B. Sinharoy, R. Kalla, J. Tendler, R. Eickemeyer, and J. Joyner. POWER5 system microarchitecture. IBM J. of Research & Development, 49(4/5):505-522, 2005.
31. L. Soares, D. Tam, and M. Stumm. Reducing the harmful effects of last-level cache polluters with an OS-level, softwareonly pollute buffer. In Int'l Symp. on Microarchitecture (MICRO), 2008.
32. B. Sprunt. Pentium 4 performance monitoring features. IEEE Micro, 22(4):72-82, Jul./Aug. 2002.
33. E. Suh, L. Rudolph, and S. Devadas. Dynamic partitioning of shared cache memory. J. of Supercomputing, 28(1):7-26, 2004.
34. D. Tam, R. Azimi, L. Soares, and M. Stumm. Managing shared L2 caches on multicore systems in software. In Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA), 2007.
35. D. Tam, R. Azimi, L. Soares, and M. Stumm. RapidMRC: Approximating L2 miss rate curves on commodity systems for online optimizations. In Int'l Conf. on Architectural Support for Programming Languages & Operating Systems (ASPLOS), 2009.
36. D. Tam, R. Azimi, and M. Stumm. Thread clustering: Sharing-aware scheduling on SMP-CMP-SMT multiprocessors. In European Conf. on Computer Systems (EuroSys), 2007.
37. M. Tikir and J. Hollingsworth. Using hardware counters to automatically improve memory performance. In Conf. on Supercomputing (SC), 2004.
38. B. Verghese, S. Devine, A. Gupta, and M. Rosenblum. Operating system support for improving data locality on CCNUMA compute servers. In Conf. on Programming Language Design & Implementation (PLDI), 1996.
39. K. Wilson and B. Aglietti. Dynamic page placement to improve locality in CC-NUMA multiprocessors for TPC-C. In Conf. on Supercomputing (SC), 2001.
40. M. Zaleski. YETI: a graduallY Extensible Trace Interpreter. PhD thesis, Univ. Toronto, 2008.