Bubble-Up: Increasing utilization in modern warehouse scale computers via sensible co-locations

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2011, Pages 248-259

  Mars, Jason ^a   Tang, Lingjia ^a   Hundt, Robert ^b   Skadron, Kevin ^a   Soffa, Mary Lou ^a  

^a UNIVERSITY OF VIRGINIA   (United States)

^b GOOGLE INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACCURATE PREDICTION; COLOCATIONS; COMPUTING RESOURCE; DATA CENTERS; HIGH QUALITY; LARGE-SCALE APPLICATIONS; MACHINE UTILIZATION; MEMORY SUBSYSTEMS; MULTI-CORE SYSTEMS; PERFORMANCE DEGRADATION; SHARED RESOURCES; UNSOLVED PROBLEMS; WEB SEARCHES;

DEGRADATION; QUALITY OF SERVICE;

FORECASTING;

EID: 84858783719     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2155620.2155650     Document Type: Conference Paper

References (41)

1. G. Banga, P. Druschel, and J. C. Mogul. Resource containers: a new facility for resource management in server systems. In OSDI '99, Berkeley, CA, USA, 1999. USENIX Association.
2. L. A. Barroso and U. Hölzle. The case for energy-proportional computing. IEEE Computer, 40:33-37, December 2007.
3. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting inter-thread cache contention on a chip multi-processor architecture. In HPCA '05, pages 340-351, Washington, DC, USA, 2005. IEEE Computer Society.
4. J. Chang and G. Sohi. Cooperative cache partitioning for chip multiprocessors. Supercomputing, page 252, 2007.
5. S. Chen, P. Gibbons, M. Kozuch, V. Liaskovitis, A. Ailamaki, G. Blelloch, B. Falsafi, L. Fix, N. Hardavellas, T. Mowry, and C. Wilkerson. Scheduling threads for constructive cache sharing on cmps. SPAA '07, Jun 2007.
6. S. Cho and L. Jin. Managing distributed, shared l2 caches through os-level page allocation. MICRO 39, Dec 2006.
7. E. Ebrahimi, C. Lee, O. Mutlu, and Y. Patt. Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems. ASPLOS '10, 2010.
8. A. Fedorova, M. Seltzer, and M. Smith. Improving performance isolation on chip multiprocessors via an operating system scheduler. PACT '07, Sep 2007.
9. S. Govindan, J. Liu, A. Kansal, and A. Sivasubramaniam. Cuanta: Quantifying effects of shared on-chip resource interference for consolidated virtual machines. In SOCC '11, Oct 2011.
10. F. Guo, Y. Solihin, L. Zhao, and R. Iyer. A framework for providing quality of service in chip multi-processors. MICRO 40, Dec 2007.
11. A. Herdrich, R. Illikkal, R. Iyer, D. Newell, V. Chadha, and J. Moses. Rate-based qos techniques for cache/memory in cmp platforms. ICS '09, Jun 2009.
12. U. Hoelzle and L. A. Barroso. The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines. Morgan and Claypool Publishers, 1st edition, 2009.
13. R. Iyer, L. Zhao, F. Guo, R. Illikkal, S. Makineni, D. Newell, Y. Solihin, L. Hsu, and S. Reinhardt. Qos policies and architecture for cache/memory in cmp platforms. SIGMETRICS '07, Jun 2007.
14. A. Jaleel, W. Hasenplaugh, M. Qureshi, J. Sebot, S. Steely, Jr, and J. Emer. Adaptive insertion policies for managing shared caches. PACT '08, Oct 2008.
15. V. Janapa Reddi, B. C. Lee, T. Chilimbi, and K. Vaid. Web search using mobile cores: quantifying and mitigating the price of efficiency. In ISCA '10, New York, NY, USA, 2010. ACM.
16. Y. Jiang, K. Tian, and X. Shen. Combining locality analysis with online proactive job co-scheduling in chip multiprocessors. HiPeac '10, pages 201-215, 2010.
17. R. Knauerhase, P. Brett, B. Hohlt, T. Li, and S. Hahn. Using os observations to improve performance in multicore systems. IEEE Micro, 28:54-66, May 2008.
18. C. Kozyrakis, A. Kansal, S. Sankar, and K. Vaid. Server engineering insights for large-scale online services. IEEE Micro, 30, July 2010.
19. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. HPCA '08, pages 367-378, 2008.
20. F. Liu, X. Jiang, and Y. Solihin. Understanding how off-chip memory bandwidth partitioning in chip multiprocessors affects system performance. HPCA '10, pages 1-12, 2010.
21. J. Machina and A. Sodan. Predicting cache needs and cache sensitivity for applications in cloud computing on cmp servers with configurable caches. IPDPS 2009, pages 1-8, 2009.
22. J. Mars, L. Tang, and R. Hundt. Heterogeneity in "homogeneous" warehouse-scale computers: A performance opportunity. IEEE Computer Architecture Letters, 2011.
23. J. Mars, L. Tang, and M. L. Soffa. Directly characterizing cross-core interference through contention synthesis. In HiPEAC '11, pages 167-176, New York, NY, USA, 2011. ACM.
24. J. Mars, N. Vachharajani, R. Hundt, and M. L. Soffa. Contention aware execution: online contention detection and response. In CGO '10, New York, NY, USA, 2010. ACM.
25. A. Mishra, J. Hellerstein, W. Cirne, and C. Das. Towards characterizing cloud backend workloads: insights from google compute clusters. ACM SIGMETRICS Performance Evaluation Review, 37(4):34-41, 2010.
26. M. Moreto, F. Cazorla, A. Ramirez, R. Sakellariou, and M. Valero. Flexdcp: a qos framework for cmp architectures. SIGOPS Operating Systems Review, 43(2), Apr 2009.
27. K. Nesbit, N. Aggarwal, J. Laudon, and J. Smith. Fair queuing memory systems. MICRO-39, pages 208-222, 2006.
28. K. Nesbit, M. Moreto, F. Cazorla, A. Ramirez, M. Valero, and J. Smith. Multicore resource management. Micro, IEEE, 28(3):6-16, 2008.
29. M. Qureshi and Y. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. MICRO 39, Dec 2006.
30. N. Rafique, W.-T. Lim, and M. Thottethodi. Architectural support for operating system-driven cmp cache management. PACT '06, Sep 2006.
31. N. Rafique, W.-T. Lim, and M. Thottethodi. Effective management of dram bandwidth in multicore processors. PACT 2007, pages 245-258, 2007.
32. S. Srikantaiah, R. Das, A. Mishra, C. Das, and M. Kandemir. A case for integrated processor-cache partitioning in chip multiprocessors. SC '09, Nov 2009.
33. S. Srikantaiah, M. Kandemir, and M. Irwin. Adaptive set pinning: managing shared caches in chip multiprocessors. ASPLOS XIII, Mar 2008.
34. G. E. Suh, S. Devadas, and L. Rudolph. A new memory monitoring scheme for memory-aware scheduling and partitioning. In HPCA '02. IEEE Computer Society, 2002.
35. D. Tam, R. Azimi, L. Soares, and M. Stumm. Rapidmrc: approximating l2 miss rate curves on commodity systems for online optimizations. ASPLOS '09, Feb 2009.
36. L. Tang, J. Mars, N. Vachharajani, R. Hundt, and M. L. Soffa. The impact of memory subsystem resource sharing on datacenter applications. In ISCA '11, pages 283-294, New York, NY, USA, 2011. ACM.
37. Y. Xie and G. Loh. Dynamic classification of program memory behaviors in cmps. Proc. of CMP-MSI, held in conjunction with ISCA-35, 2008.
38. Y. Xie and G. Loh. Pipp: promotion/insertion pseudo-partitioning of multi-core shared caches. ISCA '09, Jun 2009.
39. C. Xu, X. Chen, R. Dick, and Z. Mao. Cache contention and application performance prediction for multi-core systems. In ISPASS 2010, march 2010.
40. D. Xu, C. Wu, and P.-C. Yew. On mitigating memory bandwidth contention through bandwidth-aware scheduling. PACT '10, Sep 2010.
41. S. Zhuravlev, S. Blagodurov, and A. Fedorova. Addressing shared resource contention in multicore processors via scheduling. ASPLOS '10, Mar 2010.