Molecular electronics: From devices and interconnect to circuits and architecture

Proceedings of the IEEE

Volumn 91, Issue 11, 2003, Pages 1940-1957

  Stan, Mircea R ^a   Franzon, Paul D ^b   Goldstein, Seth Copen ^c   Lach, John C ^a   Ziegler, Matthew M ^a  

^a University of Virginia   (United States)

^b North Carolina State University   (United States)

^c Carnegie Mellon University   (United States)

Author keywords

Crossbar architectures; Defect tolerance; Molecular electronics; Nanocircuits; Nanodevices; Nanoscience; Nanotubes; Nunotechnology

Indexed keywords

CIRCUIT THEORY; CMOS INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; ELECTRIC POWER SYSTEM INTERCONNECTION; MOLECULAR DYNAMICS; NANOTECHNOLOGY; NANOTUBES; SYSTEMS ANALYSIS;

CROSSBAR ARCHITECTURE; DEFECT TOLERANCE; MOLECULAR ELECTRONICS; NANOCIRCUITS; NANODEVICES; NANOSCIENCE;

MICROELECTRONICS;

EID: 17444366307     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2003.818327     Document Type: Conference Paper

References (66)

1. Y. Huang, X. Duan, Y. Cui. L. J. Lauhon, K. Kim, and C.M. Lieber, "Logic gates and computation from assembled nanowire building blocks," Science, vol. 294, pp. 1313-1316, Nov. 2001.
2. A. Bachtold, P. Hadley, T. Nakanishi, and C. Dekker, "Logic circuits with carbon nanoiube transistors," Science, vol. 294, pp. 1317-1320, Nov. 2001.
3. C. P. Collier, E. W. Wong, M. Belohradsky, F. M. Raymo, J. F. Stoddart, P. J. Kuekes, R. S. William, and J. R. Heath, "Electronically configurable molecular-based logic gates," Science, vol. 285, pp. 391-394. July 1999.
4. J. Chen, M. A. Reed, A. M. Rawlett, and J. M. Tour, "Observation of a large on-off ratio and negative differential resistance in an electronic molecular switch," Science, vol. 286, pp. 1550-1552, 1999.
5. J. Chen and M. A. Reed, "Molecular wires, switches and memories," presented at the Int. Conf. Molecular Electronics, Kona, HI. Dec. 2000.
6. C. Collier, G. Mattersteig, E. Wong, Y. Luo, K. Beverly, J. Sampaio, F. Raymo, J. Stoddart, and J. Heath, "A [2]catenane-based solid state reconfigurable switch," Science, vol. 289, pp. 1172-1175, 2000.
7. Y. Cui and C. Lieber, "Functional nanoscale electronic 'devices assembled using silicon nanowire building blocks," Science, vol. 291, p. 851, 2001.
8. Y. Huang, X. Duan, Y. Cui, L. Lauhon, K,-H. Kim, and C. Lieber, "Logic gates and computation from assembled nanowire building blocks," Science, vol. 294, p. 1313, 2001.
9. Y. Cui, C. Lieber, L. Lauhon, M. Gudiksen, and I. Wang, "Diameter-controlled synthesis of single crystal silicon nanowires," Appl. Phys. Lett., vol. 78, no. 15, pp. 2214-2216, 2001.
10. T. I. Kamins, R. S. Williams, Y. Chen. Y.-L. Chang, and Y. A. Chang, "Chemical vapor deposition of Si nanowires nucleated by TiSi2 islands on Si," Appl. Phys, Lett., vol. 76, pp. 562-564, 2000.
11. Y. Huang, X. Duan, Q. Wei, and C. Lieber, "Directed assembly of onedimensional nanostructures into functional networks," Science, vol. 291, pp. 630-633, Jan. 2001.
12. A. Morales and C. Lieber, "A laser ablation method for the synthesis of crystalline semiconductor nanowires," Science, vol. 279, pp. 208-211, 1998.
13. C. Son, C. Quate, C. Morpurgo, C. Marcus, C. Kong, and C. Dai, "Integrated nanotube circuits: controlled growth and ohmlc contacting of single-walled carbon nanotubes," Appl. Phys. Lett., vol. 75, no. 5, pp. 627-629, 1999.
14. T. Rueckes, K. Kim, E. Joselevich, G. Tseng, C. Cheung, and C. Lieber, "Carbon nanotube based nonvolatile random access memory for molecular computing," Science, vol. 289, pp, 94-97, 2000.
15. D. J. Pena, B. Razavi, P. A. Smith, M. J. Natan, T. S. Mayer, T. E. Mallouk, and C. D. Kcating, " Electrochemical synthesis of multi-material nanowires as building blocks for functional nanostructures," in Proc. MRS Symp., vol. 636, 2001, pp. D4.6.1-D4.6.6.
16. Y. Xia, J. Rogers, K. Paul, and G. Whitesides, "Unconventional methods for fabricating and patterning nunostructures," Chem, Rev., vol. 99, pp. 1823-1848, 1999.
17. E. Winfree, F. Liu, L. A. Wenzler, and N. C. Seeman, "Design and self-assembly of two-dimensional DNA crystals," Nature, vol. 394, pp. 539-544, 1998.
18. C. Mirkin, "Programming the assembly of two- and three-dimensional architectures with DNA and nanoscale inorganic building blocks," Inorg. Chem., vol. 39, pp. 2258-2272, 2000.
19. S. R. Nicewarner-Pena, S. Raina, G. P. Goodrich, N. V. Fedoroff, and C. D. Keating, "Hybridization and extension of au nanoparticle-bound oligonucleotides," J. Amer. Chem. Soc., vol. 124, pp. 7314-7323, 2002.
20. W. B. Culbertson, R. Amerson, R. Carter, P. Kuekos, and G. Snider, "Defect tolerance on the teramac custom computer," in Proc. 1997 IEEE Symp. FPGsAs Custom Computing Machines, 1997, pp. 116-124.
21. SIA/Sematech, (2000) International Technology Roadmap for Semiconductors, [Online] Available: http://public.itrs.net
22. M. Bhattacharya and P. Mazumder, "Augmentation of SPICE for simulation of circuits containing resonant tunneling diodes," IEEE Trans. Computer-Aided Design, vol. 20, pp. 39-50, Jan. 2001.
23. Y. S. Yu, Y. I. Jung, J. H. Park, S. W, Hwang, and D, Ahn, "Simulation of single-electron/CMOS hybrid circuits using SPICE macromodeling," J. Korean Phys. Soc., vol. 20, no. 35, pp, S991-S994, 1999.
24. J. R. Heath, P. J. Kuekes, G. S. Snider, and R. S. Williams, "A defecttolerant computer architecture: opportunities for nanotechnology," Scince, vol. 280, pp. 1716-1721, June 1998.
25. S. C. Goldstein and M. Budiu, "Nanofabries: spatial computing using molecular nanoelectronics," in Proc. 28th Int. Symp. Computer Architecture, 2001, pp. 178-189.
26. A. DeHon, "Array-based architecture for molecular electronics," presented at the 1st Workshop Non-Silicon Computation (NSC-1), Boston, MA, 2002.
27. L. J. K. Durbeck and N. J. Macias, "The cell matrix: an architecture for nanocomputing," Nanotechnology, vol, 12, pp, 217-320, Aug. 2001.
28. Z. Yan and M, J. Deer, "New RTD large-signal DC suitable for PSPICE," IEEE Trans. Computer-Aided Design, vol. 14, pp. 167-172, Feb. 1995.
29. J, N. Schulman, H. J. De Los Santos, and D. H. Chow, "Physics-based RTD current-voltage equation," IEEE Electron Device Lett., vol, 17, pp. 220-222, May 1996.
30. M. Ziegler, G. Rose, and M. Stan, "A universal device model for nanoelectronic circuit simulation," presented at the IEEE Conf. Nanotechnology (IEEE-NANO), Washington, DC, 2002.
31. The Nanotechnology Simulation Hub, [Online] Available: http:// nanohub.purdue.edu/
32. J. Chen, M. A. Reed, A. M. Rawlett, and J. M. Tour, "Large on-off ratios and negative differential resistance in a molecular electronic device," Science, vol. 286, pp. 1550-1552, Nov. 1999.
33. J. C. Ellenbogen and J. C. Love, "Architectures for molecular electronic computers. 1, Logic structures and an adder designed from molecular electronic diodes," Proc. IEEE. vol. 88, pp, 386-426, Mar. 2000.
34. X. Duan, Y. Huang, and C. M. Lieber, "Nonvolatile memory and programmable logic from molecule-gated nanowires," Nona Lett., vol. 2, no. 5, pp. 487-490, 2002.
35. Cadence. [Online] Available; http://www.cadpnce.com/
36. R. H. Mathews, J. P. Sage, T. C. L. O, Sollner, S. D. Calawu, C.-L.Chang-Lee Chen, L. J. Mahoney, P. A. Makl, and K. M. Molvar, "A new RTD-FET logic family," Proc. IEEE, vol. 87, pp. 596-605, Apr, 1999.
37. S. C. Goldstein and D, Rosewater, "Digital logic using molecular electronics," in Proc. Int. Solid-Slate Circuits Conf., 2002, p. 12.5.
38. R. W.Robert W. Keyes, "What makes a good computer device?," Science, vol. 230, no. 4722, pp. 138-144, 1985.
39. D. Nackashi and P. Franzon, "Moletronics: a circuit design perspective," in Proc. SPIE, Int. Conf. SPIE Smart Electronics and MEMS, vol, 4236, 2000, pp. 80-88.
40. D. P. Nackashi, C. J. Amsinck, and P. D. Franzon, "Molecular electronic circuits and circuit elements," IEEE J. Nanotechnol., submitted for publication.
41. R. M. Metzger et al., "Unimolecular electrical rectification in hexadecylquinolinium tricyanoquinodimethanide," J. Amer. Chem. Soc., vol. 119, pp. 10455-10466, 1997.
42. P. S. Weiss et al., "Probing electronic properties of conjugated and. saturated molecules in Keif-assembled monolayers," Ann. NY Acad. Sci., vol. 852, pp. 145-168, 1998.
43. P. J. Kuekes, J. R. Heath, and R. S. Williams, "Molecular wire crossbar memory," U.S. Patent 6128 214, Oct. 2000.
44. A. R. Pease, J. O. Jeppesen, J. F. Stoddart, Y. Luo, C. P. Collier, and J. R. Heath, "Switching devices based on interlocked molecules," Acc. Chem. Res., vol. 34, no. 6, pp. 433-444, 2001.
45. Y. Chen, G. Jung, D. A. A. Ohlberg, X. Li, D. R, Stewart, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, and R. S. Williams, "Nanoscale molecular-switch crossbar circuits," Nanotechnology, no. 14, pp. 462-468, 2003.
46. W. J. Gallagher, J. H. Kaufman, S. S. Papworth, und R. E. Scheuerlein, "Magnetic memory array using magnetic tunnel junction devices in the memory cells," U.S. Patent 5 640 343 (IBM), June 1997.
47. T. Rueckes, K. Kim, E. Joselevich, G. Y. Tseng, C. Cheung, and C. M. Lieber, "Carbon nanotube-based nonvolatile random access memory for molecular computing," Science, vol. 289, pp, 94-97, July 2000.
48. M. Ziegler and M. Stan, "Design and analysis of crossbar circuits for molecular nanoelectronics," presented at the IEEE Conf. Nanotechnology (IEEE-NANO), Washington, DC. 2002.
49. P. J. Kuekes, J. R. Heath, and R. S. Williams, "Molecular-wire crossbar interconnect (MWCI) for signal routing and communications," U.S. Patent 6314019, Nov. 2001.
50. P. J. Kuekes and R. S. Williams, "Demultimplexer for a molecular wire crossbar network (MWCN DEMUX)," U.S. Patent 6 256 767, July 2001.
51. Y. Cui and C. M. Lieber, "Functional nanoscale electronic devices assembled using silicon nanowire building blocks," Science, vol. 291, pp. 851-853, Feb. 2001.
52. M. A. Reed, J. Chen, A. M. Rawlett, D. W. Price, and J. M, Tour, "Molecular random access memory cell," App. Phys. Lett., vol, 78, pp. 3735-3737, June 2001.
53. Z. J, Donhauser, B. A. Mantooth, K. F. Kelly, L. A. Bumm, J. D, Monnell, J. J. Stapleton Jr., D. W. Price, A. M. Rawlett, D. L Allara, J, M. Tour, and P. S. Weiss, "Conductance switching in single molecules through conformational changes," Science, vol. 292, pp. 2303-2307, June 2001.
54. F.-R. F. Fan, J. Yang, S. M. Dirk, D. W. Price, D. Kosynkin, J. M. Tour, and A. J. Bard, "Determination of the molecular electrical properties of self-assembled monolayers of compounds of Interest in molecular electronics," J. Amer. Chem. Sot;, vol. 123, pp. 2454-2455, Mar. 2001.
55. C. J.Christian J. Amsinck, D. P.David P. Nackashi, N. H.Neil H. Di Spigna, and P. D.Paul D. Franzon, "Electrically accessible molecular memories," IEEE J., Nanotechnol., submitted for publication.
56. J. M. Tour, V. Zandt, C. Husband, S. Husband, E. Libby, D. Ruths, K. Young, L. Wilson, P. Franzon, and D. Nackashi, "Nunocell logic gates for molecular computing," IEEE J. Nanotechnol., to be published.
57. B. Culbertson, R. Amerson, R. Carter, P. Kuekcs, and G. Snider, "Defect tolerance on the teramac custom computer," in 1997 IEEE Svmp. FPGAs Custom Computing Machines (FCCM '97), 1997, pp. 116-123.
58. J. R.James R. Heath, P. J.Philip J. Kuekes, G. S.Gregory S. Snider, and R. S.R. Stanley Williams, " A defect-tolerant computer architecture: opportunities for nanotechnology," Science, vol. 280, pp. 1716-1721, June 12, 1998.
59. R. Dorfman, "The detection of defective members of large populations," Ann. Math. Stat., vol. 14, pp. 436-440, Dec. 1943.
60. M.Milton Sobel and P. A.Phyllis A. Groll, "Group testing to eliminate efficiently all defectives in a binomial sample," Bell Syst. Tech. J. pp. 1179-1224, Sept. 1959.
61. J. K. Wolf, "Born again group testing: multiaccess communications," IEEE Trans. Inform. Theory, vol. IT-31, pp. 185-191, Mar. 1985.
62. E. Knill, W. J. Bruno, and D. C. Torney, "Non-adaptive group testing in the presence of errors," Los Alamos Natl. Lab., Los Alamos, NM. Tech. Rep. LAUR-95-2040, 1996.
63. M. Mishra and S. Goldstein, "Scalable defect tolerance for molecular electronics," presented ai the 1st Workshop Non-Silicon Computation (NSC-1), Boston, MA, 2002.
64. M. Ziegler and M. Stan, "A case for CMOS/nano co-design," presented at the Int. Conf. Computer Aided Design (ICCAD), San Jose, CA, 2002.
65. Microelectronics Advanced Research Initiative MELARI NA NO. (2000) Technology Roadmap for Nanoelectronics. [Online] Available: http://www.cordis. lu/esprit/src/melna-rm.htm
66. M. Stan, "A scaling scenario for nanoelectronic technologies," in Proc. Georgia Tech Conf. Nanoscience and Nanotechnology, 2001, p. 103.