Two-terminal resistive switches (memristors) for memory and logic applications

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2011, Pages 217-223

  Lu, Wei ^a   Kim, Kuk Hwan ^a   Chang, Ting ^a   Gaba, Siddharth ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Crossbar; Memristor; Neuromorphic circuit; RRAM

Indexed keywords

CROSSBAR; INTERNAL STATE VARIABLES; LARGE-SCALE CIRCUITS; LOGIC APPLICATIONS; MEMRISTOR; NEUROMORPHIC CIRCUITS; ON/OFF RATIO; PERFORMANCE METRICS; RECENT PROGRESS; RECONFIGURABLE CIRCUITS; RESISTANCE CHANGE; RRAM; SOLID-STATE ELECTROLYTE; SPICE MODELING; SWITCHING SPEED;

CIRCUIT SIMULATION; COMPUTER AIDED DESIGN; MEMRISTORS; PASSIVE FILTERS; RANDOM ACCESS STORAGE; RESISTORS; SOLID ELECTROLYTES; SOLID STATE DEVICES; SWITCHING SYSTEMS;

SPICE;

EID: 79952921400     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2011.5722187     Document Type: Conference Paper

References (41)

1. D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H.-S. P. Wong, "Device scaling limits of Si MOSFETs and their application dependencies," Proc. IEEE, vol. 89, pp. 259-88, 2001.
2. K. K. Likharev, "Electronics below 10 nm," in Nano and Giga Challenges in Microelectronics. Amsterdam: Elsevier, 2003.
3. International Technology Roadmap for Semiconductors, 2009. Available online at 〈http://public.itrs.net/〉.
4. L. O. Chua, "Memristor-The missing circuit element," IEEE Trans. on Circuit Theory, vol. 18, pp. 507- 519, 1971.
5. L. O. Chua and S. M. Kang, "Memristive devices and systems," Proc. IEEE, vol. 64, pp. 209-223, 1976.
6. M. Di Ventra, Y. V. Pershin, and L. O. Chua, "Circuit elements with memory: memristors, memcapacitors and meminductors," arXiv:0901.3682v1, 2009.
7. R. Waser and M. Aono, "Nanoionics-based resistive switching memories," Nature Mater., vol. 6, pp. 833-840, 2007.
8. W. Lu and C. M. Lieber, "Nanoelectronics from the bottom up," Nature Mater., vol. 6, pp. 841-850, 2007.
9. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, pp. 80-83, 2008.
10. S. H. Jo and W. Lu, "CMOS Compatible Nanoscale Nonvolatile Resistance Switching Memory," Nano Lett., vol. 8, pp. 392-397, 2008.
11. D. B. Strukov and K. K. Likharev, "CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices," Nanotechnology, vol. 16, pp. 888-900, 2005.
12. D. B. Strukov and K. K. Likharev, "Prospects for terabit-scale nanoelectronic memories," Nanotechnology, vol. 16, pp. 137-148, 2005.
13. G. S. Snider and R. S. Williams, "Nano/CMOS architectures using a field-programmable nanowire interconnect," Nanotechnology, vol. 18, pp. 035204, 2007.
14. G S. Snider, "Computing with hysteretic resistor crossbars," Appl. Phys. A, vol. 80, pp. 1165, 2005.
15. Y. V. Pershin, M. Di Ventra, "Practical Approach to Programmable Analog Circuits with Memristors," IEEE Trans. Circuit syst. I, Reg. Papers 57, 1857 (2010).
16. H. Goronkin and Y. Yang, "High-Performance Emerging Solid-State Memory Technologies.," MRS Bull, vol. 29, pp. 805-808, 2004.
17. B. J. Choi, D. S. Jeong, S. K. Kim, C. Rohde, S. Choi, J. H. Oh, H. J. Kim, C. S. Hwang, K. Szot, R. Waser, B. Reichenberg, and S. Tiedke, "Resistive switching mechanism of TiO2 thin films grown by atomic-layer deposition," J. Appl. Phys., vol. 98, pp. 033715, 2005.
18. D. C. Kim, S. Seo, S. E. Ahn, D.-S. Suh, M. J. Lee, B.-H. Park, I. K. Yoo, I. G Baek, H.-J. Kim, E. K Yim, J. E. Lee, S. O. Park, H. S. Kim, U.-I. Chung, J. T. Moon, and B. I. Ryu, "Electrical observations of filamentary conductions for the resistive memory switching in NiO films," Appl. Phys. Lett., vol. 88, pp. 202102, 2006.
19. T.-N. Fung and e. al., "Erase Mechanism for Copper Oxide Resistive Switching Memory Cells with Nickel Electrode," IEDM Tech. Dig., pp. 789-792, 2006.
20. D. Lee, D.-J. Seong, I. Jo, F. Xiang, R. Dong, S. Oh, and H. Hwang, "Resistance switching of copper doped MoOx films for nonvolatile memory applications," Appl. Phys. Lett., vol. 90, pp. 122104, 2007.
21. K. Terabe, T. Hasegawa, T. Nakayama, and M. Aono, "Quantized conductance atomic switch," Nature, vol. 433, pp. 47-50, 2005.
22. J. J. Yang, M. D. Pickett, X. Li, O. A. A., D. R. Stewart, and R. S. Williams, "Memristive switching mechanism for metal/oxide/metal nanodevices," Nature Nanotechnology, vol. 3, pp. 429-433, 2008.
23. S. H. Jo, K. H. Kim, and W. Lu, "Programmable Resistance Switching in Nanoscale Two-Terminal Devices," Nano Lett., vol. 9, pp. 496-500, 2009.
24. Z. J. Donhauser, B. A. Mantooth, K. F. Kelly, L. A. Bumm, J. D. Monnell, J. J. Stapleton, D. W. Price, Jr., A. M. Rawlett, D. L. Allara, J. M. Tour, and P. S. Weiss, "Conductance Switching in Single Molecules Through Conformational Changes," Science, vol. 292, pp. 2303-2307, 2001.
25. M. A. Reed, J. Chen, A. M. Rawlett, D. W. Price, and J. M. Tour, "Molecular random access memory cell," Appl. Phys. Lett., vol. 78, pp. 3735-3737, 2001.
26. H. Flood, J. F. Stoddart, D. W. Steuerman, and J. R. Heath, "Whence Molecular Electronics?" Science, vol. 306, pp. 2055-2056, 2004.
27. W. Lu, "Si Memristive Devices Applied to Memory and Neuromorphic Circuits", The IEEE International Symposium on Circuits and Systems, ISCAS 2010, Paris, June 2010, pp. 3333.1.
28. S. H. Jo, K. H. Kim, and W. Lu, "High-Density Crossbar Arrays Based on a Si Memristive System," Nano Lett., vol. 9, pp. 870-874, 2009.
29. K.-H. Kim, S. H. Jo, S. Gaba and W. Lu, "Nanoscale Resistive Memory with Intrinsic Diode Characteristics and Long Endurance", Appl. Phys. Lett. 96, 053106 (2010).
30. J. W. Seo, S. J. Baik, S. J. Kang, Y. H Hong, J.-H. Yang, L. Fang and K. S. Lim, "Evidence of Al induced conducting filament formation in Al/amorphous silicon/Al resistive switching memory device," Appl. Phys. Lett. 96, 053504 (2010).
31. A. Chen, S. Haddad, Y. C. Wu, T. N Fang, Z. Lan, S. Avanzino, S. Pangrle, M. Buynoski, M. Rathor, W. D. Cai, N. Tripsas, C. Bill, M. VanBuskirk, and M. Taguchi, "Non-volatile resistive switching for advanced memory applications," IEDM Tech. Dig., pp. 765-768, 2005.
32. M. J. Lee, Y. Park, B. S. Kang, S. E. Ahn, C. Lee, K Kim, W. X. Xianyu, G Stefanovich, J. H. Lee, S. J. Chung, Y. H. Kim, C. S. Lee, J. B. Park, I. G Baek, and I. K. Yoo, "2-stack 1D-1R cross-point structure with oxide diodes as switch elements for high density resistance RAM applications," IEDM Tech. Dig., pp. 771-774, 2007.
33. S. H. Jo, T. Chang, I. Ebong, B. Bhavitavya, P. Mazumder and W. Lu, "Nanoscale Memristor Device as Synapse in Neuromorphic Systems," Nano Lett., 10, 1297-1301 (2010).
34. G. S. Snider, "Cortical Computing with memristive Nanodevices," SciDac Review, pp. 58-65, 2008.
35. T. Chang, S.-H. Jo, K.-H. Kim. P. Sheridan. S. Gaba and W. Lu, "Synaptic Behaviors and Modeling of a Metal Oxide Memristive Device," Appl. Phys. A. accepted.
36. K. K. Likharev, "Hybrid CMOS/Nanoelectronic Circuits: Opportunities and Challenges," J. Nanoelectronics and Optoelectronics, vol. 3, pp. 203-230, 2008.
37. K. H. Kim, P. Sheridan, T. Chang, S. Gaba and W. Lu, "Device and SPICE models of resistive memory devices," in preparation.
38. D. M. Strukov, R. S. Williams, "Exponential ionic drift: fast switching and low volatility of thin-film memristors," Appl. Phys. A 94, 515 (2009).
39. H. Li, Y. Xia, B. Xu, H. Guo, J. Yin, and Z. Liu, "Memristive behaviors of LiNb03 ferroelectric diodes," Appl. Phys. Lett, 97, 012902 (2010).
40. Z. Biolek, D. Biolek, and V. Biolkov'a, "SPICE Model of Memristor with Nonlinear Dopant Drift," Radioengineering, vol. 18, no. 2, pp. 210-214, 2009.
41. M. Laiho, E. Lehtonen, P. Kanerva, and W. Lu, "Computing with Memristors: Analog Operations within Memory," submitted.