Impact of self-heating and substrate effects on small-signal output conductance in UTBB SOI MOSFETs

Solid-State Electronics

Volumn 71, Issue , 2012, Pages 93-100

  Makovejev, S ^a   Raskin, J P ^b   Md Arshad, M K ^b,c   Flandre, D ^b   Olsen, S ^a   Andrieu, F ^d   Kilchytska, V ^b  

^a NEWCASTLE UNIVERSITY   (United Kingdom)

^b UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

^c UNIVERSITY MALAYSIA PERLIS   (Malaysia)

^d CEA LETI   (France)

Author keywords

Frequency response; Output conductance; Self heating effect; Substrate coupling; Ultra thin body FD SOI MOSFETs; Ultra thin BOX

Indexed keywords

OUTPUT CONDUCTANCE; SELF-HEATING EFFECT; SUBSTRATE COUPLING; ULTRA-THIN; ULTRATHIN BODY;

FREQUENCY RESPONSE; HEATING; MOSFET DEVICES; SILICON ON INSULATOR TECHNOLOGY;

SUBSTRATES;

EID: 84858698599     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sse.2011.10.027     Document Type: Conference Paper

References (29)

1. E. Suzuki, K. Ishii, S. Kanemaru, T. Maeda, T. Tsutsumi, and T. Sekigawa Highly suppressed short-channel effects in ultrathin SOI n-MOSFETs IEEE Trans Electron Dev 47 2 2000 354 359 (Pubitemid 30556156)
2. http://www.public.itrs.net.
3. S. Monfray, C. Fenouillet-Beranger, G. Bidal, F. Boeuf, S. Denorme, and J.L. Huguenin Thin-film devices for low power applications Solid-State Electron 54 2 2010 90 96
4. Fenouillet-Beranger C, Thomas O, Perreau P, Noel J-P, Bajolet A, Haendler S, et al. Efficient multi-VT FDSOI technology with UTBOX for low power circuit design. In: Proceedings of the symposium on VLSI Technology; 2010. p. 65-6.
5. Andrieu F, Taynot O, Garros X, Lafond D, Buj-Dufournet C, Tosti L, et al. Comparative scalability of PVD and CVD TiN on HfO2 as a metal gate stack for FDSOI cMOSFETs down to 25 nm gate length and width. In: Proceedings of the international electron devices meeting; 2006. p. 1-4.
6. Andrieu F, Weber O, Mazurier O, Thomas O, Noel JP, Fenouillet-Beranger C, et al. Low leakage and low variability Ultra-Thin Body and Buried Oxide (UT2B) SOI technology for 20 nm low power CMOS and beyond. In: Proceedings of the symposium on VLSI technology; 2010. p. 57-8.
7. N. Sugii, R. Tsuchiya, T. Ishigaki, Y. Morita, H. Yoshimoto, and S. Kimura Local Vth Variability and scalability in Silicon-on-Thin-BOX (SOTB) CMOS with small random-dopant fluctuation IEEE Trans Electron Dev 57 4 2010 835 845
8. S. Burignat, D. Flandre, MK Md Arshad, V. Kilchytska, F. Andrieu, and O. Faynot Substrate impact on threshold voltage and subthreshold slope of sub-32 nm ultra thin SOI MOSFETs with thin buried oxide and undoped channel Solid State Electron 54 2 2010 213 219
9. A.G. O'Neill, R. Agaiby, S. Olsen, Y. Yang, P.E. Hellstrom, and M. Ostling Reduced self-heating by strained silicon substrate engineering Appl Surf Sci 254 19 2008 6182 6185
10. C. Fiegna, Y. Yang, E. Sangiorgi, and A.G. O'Neill Analysis of self-heating effects in ultrathin-body SOI MOSFETs by device simulation IEEE Trans Electron Dev 55 1 2008 233 244
11. W. Jin, W. Liu, S.K.H. Fung, P.C.H. Chan, and C. Hu Self-heating characterization for SOI MOSFET based on AC output conductance IEEE Trans Electron Dev 48 4 2001 730 736
12. Tsuchiya R, Horiuchi M, Kimura S, Yamaoka M, Kawahara T, Maegawa S, et al. Silicon on thin BOX: a new paradigm of the CMOSFET for low-power high-performance application featuring wide-range back-bias control. In: Proceedings of the international electron devices meeting; 2004. p. 631-4. (Pubitemid 40928371)
13. V. Kilchytska, D. Levacq, D. Lederer, J.P. Raskin, and D. Flandre Floating effective back-gate effect on the small-signal output conductance of SOI MOSFETs IEEE Electron Dev Lett 24 6 2003 414 416
14. Kilchytska V, Pailloncy G, Raskin JP, Collaert N, Jurczak M, Flandre D. Substrate-related output conductance frequency response of FD SOI MOSFETs: influence of channel length and substrate temperature. In: Proceedings of ultimate integration on silicon; 2007. p. 71-4.
15. V. Kilchytska, G. Pailloncy, D. Lederer, J.P. Raskin, N. Collaert, and M. Jurczak Frequency variation of the small-signal output conductance of decananometer MOSFETs due to substrate cross IEEE Electron Dev Lett 28 5 2007 419 421 (Pubitemid 46667446)
16. V. Kilchytska, D. Levacq, D. Lederer, G. Pailloncy, J.P. Raskin, and D. Flandre Substrate effect on the output conductance frequency response of SOI MOSFETs S. Hall, A.N. Nazarov, V.S. Lysenko, Nanoscaled semiconductor-on- insulator structures and devices 2007 Springer 221 238 (Pubitemid 47358403)
17. V. Kilchytska, D. Flandre, and J.P. Raskin Silicon-on-nothing MOSFETs: an efficient solution for parasitic substrate coupling suppression in SOI devices Appl Surf Sci 254 19 2008 6168 6173
18. KilchytskaV, Arshad MK Md, Makovejev S, Olsen S, Andrieu F, Faynot O, et al. Ultra-thin body and BOX SOI analog figures of merit. In: Proceedings of EuroSOI; 2011. p. 143-4.
19. B.M. Tenbroek, M.S.L. Lee, W. Redman-White, R.J.T. Bunyan, and M.J. Uren Self-heating effects in SOI MOSFET's and their measurement by small signal conductance techniques IEEE Trans Electron Dev 43 12 1996 2240 2248 (Pubitemid 126775639)
20. Makovejev S, Olsen S, Raskin JP. RF extraction of self-heating effects in FinFETs of various geometries. In: Proceedings of the topical meeting on silicon monolithic integrated circuits in RF systems; 2011. p. 117-20.
21. N. Rinaldi Small-signal operation of semiconductor devices including self-heating, with application to thermal characterization and instability analysis IEEE Trans Electron Dev 48 2 2001 323 331 (Pubitemid 32254557)
22. J. Jomaah, G. Ghibaudo, and F. Balestra Analysis and modeling of self-heating effects in thin-film SOI MOSFETs as a function of temperature Solid State Electron 38 3 1995 615 618
23. Su LT, Goodson KE, Antoniadis DA, Flik MI, Chung JE. Measurement and modeling of self-heating effects in SOI NMOSFET's. In: Proceedings of the internation electron devices meeting; 1992. p. 357-60.
24. M. Braccioli, G. Curatola, Y. Yang, E. Sangiorgi, and C. Fiegna Simulation of self-heating effects in different SOI MOS architectures Solid State Electron 53 4 2009 445 451
25. K. Oshima, S. Cristoloveanu, B. Guillaumot, H. Iwai, and S. Deleonibus Advanced SOI MOSFET's with buried alumina and ground plane: self-heating and short channel effects Solid State Electron 48 6 2004 907 917
26. K. Raleva, D. Vasileska, S.M. Goodnick, and M. Nedjalkov Modeling thermal effects in nanodevices IEEE Trans Electron dev 55 6 2008 1306 1316 (Pubitemid 351803230)
27. D. Vasileska, K. Raleva, and S.M. Goodnick Self-heating effects in nanoscale FD SOI devices: the role of the substrate, boundary conditions at various interfaces, and the dielectric material type for the BOX IEEE Trans Electron Dev 56 12 2009 3064 3071
28. Pop E, Dutton R, Goodson K. Thermal analysis of ultra-thin body device scaling [SOI and FinFet devices]. In: Proceedings of the international electron devices meeting; 2003. p. 883-7.
29. T. Yamane, N. Nagai, S. Katayama, and M. Todoki Measurement of thermal conductivity of silicon dioxide thin films using a 3ω method J Appl Phys 91 12 2002 9772 9776