Silicon-on-Nothing MOSFETs: An efficient solution for parasitic substrate coupling suppression in SOI devices

Applied Surface Science

Volumn 254, Issue 19, 2008, Pages 6168-6173

  Kilchytska, V ^a   Flandre, D ^a   Raskin, J P ^a  

^a UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

Author keywords

Output conductance; Silicon on Nothing MOSFETs; SOI MOSFETs; Substrate crosstalk

Indexed keywords

MOSFET DEVICES; SILICON;

MOSFETS; OUTPUT CONDUCTANCE; PARASITIC COUPLINGS; SILICON-ON-NOTHING MOSFET; SOI-MOSFETS; SUBSTRATE COUPLINGS; SUBSTRATE CROSSTALK; SUBSTRATE ENGINEERING;

SUBSTRATES;

ANALOG TO DIGITAL CONVERTERS; CONDUCTIVITY; ELECTRIC CIRCUITS; ELECTRONICS; FILTERS; LITHOGRAPHY; NONMETALS; SEMICONDUCTOR DEVICES; SILICON;

EID: 45049084003     PISSN: 01694332     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.apsusc.2008.02.171     Document Type: Article

References (23)

1. Tenbroek B.M., et al. Self-heating effects in SOI MOSFET's and their measurement by small signal conductance techniques. IEEE Trans. Electron. Dev. 43 (1996) 2240-2248
2. Jin W., Liu W., Fung S.K.H., Chan P.C.H., and Hu C. SOI thermal impedance extraction methodology and its significance for circuits simulation. IEEE Trans. Electron. Dev. 48 (2001) 730-735
3. Tenbroek B.M., et al. Identification of thermal and electrical time constants in SOI MOSFETs from small signal measurements. Proceedings of 23rd European Solid-State Device Research Conference (ESSDERC) (1993) 189-192
4. Howes R., and Redman-White W. A small-signal model for the frequency-dependent drain admittance in floating-substrate MOSFET's. IEEE J. Solid-State Circuits 27 (1992) 1186-1192
5. Kilchytska V., Levacq D., Lederer D., Raskin J.-P., and Flandre D. Substrate effect on the small-signal characteristic of SOI MOSFETs. Proceedings of 32nd ESSDERC (2002) 519-522
6. Kilchytska V., Levacq D., Lederer D., Raskin J.P., and Flandre D. Floating effective back-gate effect on the small-signal output conductance of SOI MOSFETs. IEEE Electron. Dev. Lett. 24 (2003) 414-417
7. Kilchytska V., Pailloncy G., Lederer D., Raskin J.P., Collaert N., Jurczak M., and Flandre D. Frequency variation of the small signal output conductance of decananometer MOSFET due to substrate crosstalk. IEEE Electron. Dev. Lett. 28 (2007) 419-421
8. Kilchytska V., Levacq D., Lederer D., Pailloncy G., Raskin J.-P., and Flandre D. Substrate effect on the output conductance frequency response of SOI MOSFETs. In: Hall S., Nazarov A.N., and Lysenko V.S. (Eds). Nanoscaled Semiconductor-On-Insulator Structures and Devices, NATO SPS Series (2007) 221-238
9. Raskin J.-P., Viviani A., Flandre D., and Colinge J.-P. Substrate crosstalk reduction using SOI technology. IEEE Trans. Electron. Dev. ED-44 12 (1997) 2252-2261
10. Kilchytska V., Pailloncy G., Raskin J.-P., Collaert N., Jurczak M., and Flandre D. Substrate-related output conductance frequency response of FD SOI MOSFETs: influence of channel length and substrate temperature. Proc. ULIS (2007) 71-74
11. Jurczak M., et al. Silicon-on-Nothing (SON)-an innovative process for advanced CMOS. IEEE Trans. Electron. Dev. 47 (2000) 2179-2187
12. Ernst T., Tinella C., Raynaud C., and Cristoloveanu S. Fringing fields in sub-0.1 μm fully depleted SOI MOSFETs: optimization of the device architecture. Solid State Electron. 46 (2002) 373-378
13. Kilchytska V., Chung T.M., Olbrechts B., Vovk Ya., Raskin J.-P., and Flandre D. Electrical characterization of true Silicon-On-Nothing MOSFETs fabricated by Si layer transfer over a pre-etched cavity. Solid State Electron. 51 (2007) 1238-1244
14. Koh R. Buried layer engineering to reduce the drain-induced barrier lowering of sub-0.05 μm SOI-MOSFET. Jpn. J. Appl. Phys. 38 (1999) 2294-2299
15. Sato T., et al. SON (Silicon-On-Nothing) MOSFET using ESS (Empty space in silicon) technique for SoC applications. IEDM (2001) 809-812
16. Monfray S., Chanemougame D., and Borel S. SON (Silicon-On-Nothing) technological CMOS platform: highly performant devices and SRAM cells. IEDM (2004) 635-638
17. Tian Y., Bu W., Wu D., An X., Huang R., and Wang Ya. Scaling capability improvement of silicon-on-void (SOV) MOSFET. Semicond. Sci. Technol. 20 (2005) 1-5
18. Bu W.-H., et al. Silicon-on-Nothing MOSFETs fabricated with hydrogen and helium co-implantation. Chin. Phys. 15 (2006) 2751-2755
19. Chung T.M., Olbrechts B., Soderval U., Bengtsson S., Flandre D., and Raskin J.-P. Planar double-gate SOI MOS devices: fabrication by wafer bonding over pre-patterned cavities and electrical characterization. Solid State Electron. 51 (2007) 231-238
20. Flandre D., et al. FD SOI CMOS technology for heterogeneous micropower, high-temperature or RF microsystems. Solid State Electron. 45 (2001) 541-549
21. Bresson N., Cristoloveanu S., Mazuré C., Letertre F., and Iwai H. Investigation of buried insulators with high thermal conductivity in SOI MOSFETs: thermal properties and short channel effects. Solid State Electron. 49 (2005) 1522-1528
22. Flandre D., Ferreira L., Jespers P.G.A., and Colinge J.-P. Modeling and application of fully-depleted SOI MOSFETs for low-voltage low-power analog CMOS circuits. Solid-State Electron. 39 (1996) 455-460
23. Kilchytska V., et al. Influence of device engineering on the analog and RF performance of SOI MOSFETs. IEEE Trans. Electron. Dev. 50 (2003) 577-588