Floating effective back-gate effect on the small-signal output conductance of SOI MOSFETs

IEEE Electron Device Letters

Volumn 24, Issue 6, 2003, Pages 414-416

  Kilchytska, V ^a   Levacq, D ^a   Lederer, D ^a   Raskin, J P ^a   Flandre, D ^a  

^a UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

Author keywords

Device simulation; Frequency response; Output conductance; Small signal characteristics; SOI MOSFETs

Indexed keywords

ELECTRIC CONDUCTANCE; ELECTRON TRANSITIONS; FREQUENCY RESPONSE; GATES (TRANSISTOR); SILICON ON INSULATOR TECHNOLOGY;

OUTPUT CONDUCTANCE;

MOSFET DEVICES;

EID: 0042592899     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2003.813373     Document Type: Article

References (13)

1. D. Flandre, J.-P. Raskin, and D. Vanhoenacker, "SOI CMOS transistors for RF and microwave applications," Int. J. High Speed Electronics and Systems, vol. 11, pp. 1159-1248, 2001.
2. R. Howes and W. Redman-White, "A small-signal model for the frequency-dependent drain admittance in floating-substrate MOSFET's," IEEE J. Solid-State Circuits, vol. 27, pp. 1186-1192, Aug. 1992.
3. B. M. Tenbroek et al., "Self-heating effects in SOI MOSFET's and their measurement by small signal conductance techniques," IEEE Trans. Electron Devices, vol. 43, pp. 2240-2248, Dec. 1996.
4. W. Jin, W. Liu, S. K. H. Fung, P. C. H. Chan, and C. Hu, "SOI thermal impedance extraction methodology and its significance for circuits simulation," IEEE Trans. Electron Devices, vol. 48, pp. 730-735, Apr. 2001.
5. B. M. Tenbroek et al., "Impact of self-heating and thermal coupling on analog circuits in SOI CMOS," IEEE J. Solid-State Circuits, vol. 33, pp. 1037-1046, July 1998.
6. B. M. Tenbroek et al., "Identification of thermal and electrical time constants in SOI MOSFET's from small signal measurements," in Proc. 23rd ESSDERC, Grenoble, France, Sept. 1993, pp. 189-192.
7. M. Vanmackelberg et al., "0.25 μ m fully-depleted SOI MOSFET's for RF mixed analog-digital circuits, including a comparison with partially-depleted devices for high frequency noise parameters," Solid-State Electron., vol. 46, no. 3, pp. 379-386, 2002.
8. J.-P. Raskin, R. Gillon, J. Chen, D. Vanhoenacker-Janvier, and J.-P. Colinge, "Accurate SOI MOSFET characterization at microwave frequencies for device performance optimization and analog modeling," IEEE Trans. Electron Devices, vol. 45, pp. 1017-1025, May 1998.
9. ATLAS Manual, 1999.
10. J.-P. Raskin, A. Viviani, D. Flandre, and J. P. Colinge, "Substrate crosstalk reduction using SOI technology," IEEE Trans. Electron Devices, vol. 44, pp. 2252-2261, Dec. 1997.
11. S. Sze, Physics of Semiconductor Devices, New York: Wiley, 1981.
12. S. Hofstein and O. Warfield, "Physical limitations on the frequency response of a semiconductor surface inversion layer," Solid State Electron., vol. 8, pp. 321-341, 1965.
13. V. Kilchytska, D. Levacq, D. Lederer, J.-P. Raskin, and D. Flandre, "Substrate effect on the small-signal characteristic of SOI MOSFETs," in Proc. 32rd ESSDERC, Firenze, Italy, Sept. 2002, pp. 519-522.