CoQoS: Coordinating QoS-aware shared resources in NoC-based SoCs

Journal of Parallel and Distributed Computing

Volumn 71, Issue 5, 2011, Pages 700-713

  Li, Bin ^a,c   Zhao, Li ^a   Iyer, Ravi ^a   Peh, Li Shiuan ^b   Leddige, Michael ^a   Espig, Michael ^a   Lee, Seung Eun ^a   Newell, Donald ^a  

^a INTEL CORPORATION   (United States)

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^c NONE   (United States)

Author keywords

Memory architecture; Network on chip; Quality of service; Resource management; System on chip

Indexed keywords

CLASS OF SERVICE; CRITICAL RESOURCES; IP BLOCK; MULTIPLE QOS; MULTIPLE RESOURCES; NETWORK-ON-CHIP; OPEN PROBLEMS; PROGRAMMABLE CORES; QOS ARCHITECTURE; QOS SUPPORT; RESOURCE MANAGEMENT; RESOURCE SHARING; SHARED RESOURCES; SOC ARCHITECTURE; SOC PLATFORMS; SYSTEM ON CHIPS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CACHE MEMORY; MEMORY ARCHITECTURE; NATURAL RESOURCES MANAGEMENT; NETWORK ARCHITECTURE; PROGRAMMABLE LOGIC CONTROLLERS; RESOURCE ALLOCATION; SERVERS; VLSI CIRCUITS;

QUALITY OF SERVICE;

EID: 79953203158     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.jpdc.2010.10.013     Document Type: Article

References (49)

1. N. Agarwal, T. Krishna, L.S. Peh, and N.K. Jha GARNET: a detailed on-chip network model inside a full-system simulator Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software ISPASS 2009 IEEE Computer Society Boston, Massachusetts 33 42
2. B. Akesson, Predictable and Composable System-on-Chip Memory Controllers, Ph.D. Thesis, Department of Electrical Engineering, Eindhoven University of Technology, 2010.
3. B. Akesson, K. Goossens, and M. Ringhofer Predator: a predictable SDRAM memory controller Proceedings of the 5th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis 2007 IEEE Computer Society Salzburg, Austria 251 256 (Pubitemid 351203975)
4. Intel Atom Processor, 2008. http://www.intel.com/technology/atom/.
5. R. Bitirgen, E. Ipek, and J.F. Martinez Coordinated management of multiple interacting resources in chip multiprocessors: a machine learning approach Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture 2008 IEEE Computer Society 318 329
6. T. Bjerregaard, and J. Sparso A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip Proceedings of the Conference on Design, Automation and Test in Europe vol. 2 2005 IEEE Computer Society 1226 1231 (Pubitemid 44172177)
7. E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny QNoC: QoS architecture and design process for network on chip Journal of Systems Architecture 50 2004 105 128
8. D. Chandra, F. Guo, S. Kim, and Y. Solihin Predicting inter-thread cache contention on a chip multiprocessor architecture Proceedings of the 11th International Symposium on High-Performance Computer Architecture 2005 IEEE Computer Society Washington, DC, USA 340 351 (Pubitemid 41731513)
9. ARM Cortex-A9 MPCore, 2007. http://www.arm.com/products/CPUs/ARMCortex- A9MPCore.html.
10. R. Das, O. Mutlu, T. Moscibroda, and C.R. Das Application-aware prioritization mechanisms for on-chip networks MICRO 42: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture 2009 ACM New York, NY, USA 280 291
11. E. Ebrahimi, C.J. Lee, O. Mutlu, and Y.N. Patt Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems ASPLOS '10: Proceedings of the Fifteenth Edition of ASPLOS on Architectural Support for Programming Languages and Operating Systems 2010 ACM New York, NY, USA 335 346
12. A. Fedorova, M. Seltzer, and M.D. Smith Improving performance isolation on chip multiprocessors via an operating system scheduler PACT '07: Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques 2007 IEEE Computer Society Washington, DC, USA 25 38
13. T. Felicijan, and S.B. Furber An asynchronous on-chip network router with quality-of-service (QoS) support Proceedings of IEEE International SoC Conference 2004 IEEE Computer Society 274 277 (Pubitemid 40338417)
14. K. Goossens, J. Dielissen, and A. Radulescu Æthereal network on chip: concepts, architectures, and implementations Design and Test of Computers, IEEE 22 2005 414 421 (Pubitemid 41522729)
15. B. Grot, S.W. Keckler, and O. Mutlu Preemptive virtual clock: a flexible, efficient, and cost-effective qos scheme for networks-on-chip MICRO 42: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture 2009 ACM New York, NY, USA 268 279
16. F. Guo, Y. Solihin, L. Zhao, and R. Iyer A framework for providing quality of service in chip multi-processors Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture 2007 IEEE Computer Society 343 355
17. A. Hansson, K. Goossens, M. Bekooij, and J. Huisken Compsoc: a template for composable and predictable multi-processor system on chips ACM Trans. Des. Autom. Electron. Syst. 14 2009 1 24
18. A. Hansson, M. Subburaman, and K. Goossens Aelite: a flit-synchronous network on chip with composable and predictable services Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, DATE 2009 IEEE Computer Society 250 255
19. Apple Corporation, 2007. http://www.apple.com/iphone/.
20. R. Iyer CQoS: a framework for enabling QoS in shared caches of CMP platforms Proceedings of the 18th Annual International Conference on Supercomputing 2004 ACM Malo, France 257 266
21. R. Iyer, L. Zhao, F. Guo, R. Illikkal, S. Makineni, D. Newell, Y. Solihin, L. Hsu, and S. Reinhardt QoS policies and architecture for cache/memory in CMP platforms Proceedings of the ACM SIGMETRICS Conference vol. 35 2007 ACM 25 36 (Pubitemid 350158070)
22. A. Kahng, B. Li, L.S. Peh, and K. Samadi ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration Proceedings of Design Automation and Test in Europe, DATE 2009 IEEE Computer Society Nice, France 423 428
23. S. Kim, D. Chandra, and Y. Solihin Fair cache sharing and partitioning in a chip multiprocessor architecture Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques 2004 IEEE Computer Society 111 122
24. J.W. Lee, M.C. Ng, and K. Asanovic Globally-synchronized frames for guaranteed quality-of-service in on-chip networks Proceedings of 35th International Symposium on Computer Architecture ISCA 2008 ACM Beijing, China 89 100
25. W. Lee, and J. Srivastava A market-based resource management and qos support framework for distributed multimedia systems CIKM '00: Proceedings of the Ninth International Conference on Information and Knowledge Management 2000 ACM New York, NY, USA 472 479
26. S.E. Lee, Y. Zhang, Z. Fang, S. Srinivasan, R. Iyer, and N. Donald Accelerating mobile augmented reality on a handheld platform Proceedings of the International Conference on Computer Design 2009 IEEE Computer Society 419 426
27. M.M.K. Martin, D.J. Sorin, B.M. Beckmann, M.R. Marty, M. Xu, A.R. Alameldeen, K.E. Moore, M.D. Hill, and D.A. Wood Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset ACM SIGARCH Computer Architecture News 33 2005 92 99
28. M. Millberg, E. Nilsson, R. Thid, and A. Jantsch Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip Proceedings of the Conference on Design, Automation and Test in Europe Vol. 2 2004 IEEE Computer Society 890 895
29. J. Moses, R. Illikkal, R. Iyer, R. Huggahalli, and D. Newell ASPEN: towards effective simulation of threads and engines in evolving platforms Proceedings of the 12th Annual International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems 2004 IEEE Computer Society 51 58 (Pubitemid 40455418)
30. O. Mutlu, and T. Moscibroda Stall-time fair memory access scheduling for chip multiprocessors MICRO 40: Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture 2007 IEEE Computer Society Washington, DC, USA 146 160
31. O. Mutlu, and T. Moscibroda Parallelism-aware batch scheduling: enhancing both performance and fairness of shared dram systems ISCA '08: Proceedings of the 35th Annual International Symposium on Computer Architecture 2008 IEEE Computer Society Washington, DC, USA 63 74
32. K.J. Nesbit, N. Aggarwal, J. Laudon, and J.E. Smith Fair queuing memory systems Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture 2006 IEEE Computer Society 208 222
33. K.J. Nesbit, J. Laudon, and J.E. Smith Providing qos with virtual private machines Proceedings of the 1st Workshop on Chip MultiProcessor Memory Systems and Interconnects 2007 IEEE Computer Society
34. K.J. Nesbit, J. Laudon, and J.E. Smith Virtual private caches Proceedings of the 34th Annual International Symposium on Computer Architecture 2007 IEEE Computer Society San Diego, California, USA 57 68 (Pubitemid 47582091)
35. K. Nesbit, M. Moreto, F. Cazorla, A. Ramirez, M. Valero, and J. Smith Multicore resource management Micro, IEEE 28 2008 6 16
36. M.K. Qureshi, and Y.N. Patt Utility-based cache partitioning: a low-overhead, high-performance, runtime mechanism to partition shared caches Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture 2006 IEEE Computer Society 423 432 (Pubitemid 351337015)
37. N. Rafique, W.T. Lim, and M. Thottethodi Architectural support for operating system-driven CMP cache management Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques 2006 ACM 2 12 (Pubitemid 46601076)
38. R. Rajkumar, C. Lee, J. Lehoczky, and D. Siewiorek A resource allocation model for qos management RTSS '97: Proceedings of the 18th IEEE Real-Time Systems Symposium 1997 IEEE Computer Society Washington, DC, USA 298
39. B. Ravindran, and P. Li Dpr, lpr: proactive resource allocation algorithms for asynchronous real-time distributed systems IEEE Trans. Comput. 53 2004 201 216
40. A. Snavely, and D.M. Tullsen Symbiotic jobscheduling for a simultaneous multithreaded processor SIGARCH Comput. Archit. News 28 2000 234 244 (Pubitemid 32470901)
41. The Standard Performance Evaluation Corporation, 2006. http://www.spec.org.
42. G.E. Suh, S. Devadas, and L. Rudolph Analytical cache models with applications to cache partitioning Proceedings of the 15th International Conference on Supercomputing 2001 ACM Sorrento, Italy 1 12 (Pubitemid 32865298)
43. G.E. Suh, S. Devadas, and L. Rudolph A new memory monitoring scheme for memory-aware scheduling and partitioning HPCA '02: Proceedings of the 8th International Symposium on High-Performance Computer Architecture 2002 IEEE Computer Society Washington, DC, USA 117
44. Synopsys Incorporation, Design Compiler User Guide v2007.12.SP-5, 2007. http://www.synopsys.com.
45. S. Thoziyoor, N. Muralimanohar, J.H. Ahn, N.P. Jouppi, CACTI 5.1, Technical Report HPL-2008-20, HP Laboratories, 2008.
46. W.D. Weber, J. Chou, I. Swarbrick, and D. Wingard A quality-of-service mechanism for interconnection networks in system-on-chips Proceedings of the conference on Design, Automation and Test in Europe vol. 2 2005 IEEE Computer Society 1232 1237 (Pubitemid 44172178)
47. T.Y. Yeh, G. Reinman, Fast and fair: data-stream quality of service, in: Proceedings of the 2005 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, San Francisco, California, USA, pp. 237248.
48. X. Zhang, S. Dwarkadas, K. Shen, Hardware execution throttling for multi-core resource management, in: USENIX'09.
49. X. Zhou, and C.Z. Xu Harmonic proportional bandwidth allocation and scheduling for service differentiation on streaming servers IEEE Trans. Parallel Distrib. Syst. 15 2004 835 848