Virtual private caches

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2007, Pages 57-68

  Nesbit, Kyle J ^a   Laudon, James ^b   Smith, James E ^a  

^a Wisconsin Electric Machines and Power Electronics Consortium   (United States)

^b SUN MICROSYSTEMS   (United States)

Author keywords

Chip multiprocessor; Performance isolation; Quality of service; Shared caches; Soft real time

Indexed keywords

CHIP MULTIPROCESSOR; PERFORMANCE ISOLATION; SHARED CACHES; SOFT REAL-TIME;

BANDWIDTH; COMPUTER ARCHITECTURE; QUALITY OF SERVICE; RESOURCE ALLOCATION; VIRTUAL REALITY;

BUFFER STORAGE;

EID: 35348816719     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1250662.1250671     Document Type: Conference Paper

References (33)

1. rd USENIX Symp. On Operating Systems and Design Implementation, Feb. 1999. pp 45-58.
2. Bennett, J. C., and Zhang, H., Hierarchical packet fair queuing algorithms. In Trans. On Networking, Oct. 1997. pp 675-689.
3. Brown, J., Application Customized CPU Design: The Xbox 360 Story, on IBM Developerworks, Dec. 2005.
4. Cazorla, F. J., Ramirez, A., Valero, M., Knijnenburg, P. M. W., Sakellariou, R., and Fernandez., E., QoS for High-Performance SMT Processors in Embedded Systems. IEEE Micro, 2004. pp 24-31.
5. Chetto, H., and Chetto, M., Some Results of the Earliest Deadline Scheduling Algorithm. IEEE Trans. on Software Engineering. 15, 10, Oct. 1989. pp 1261-1269.
6. Emer J., et al., Asim: A Performance Model Framework. IEEE Computer, Feb. 2002. pp 68-76.
7. Kim, S., Chandra, D., and Solihin, Y., Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture. In Proc. of the 13th Intl. Conf. on Parallel Architecture and Compiler Techniques, Sept. 2004. pp 111-122.
8. Gupta, D., Cherkasova, L., Gardner, R., and Vahdat, A., Enforcing Performance Isolation Across Virtual Machines in Xen. In Proc. of the USENLX 7th Intl. Middleware Conference, Dec.2006.
9. Hennessy J. L., and Patterson, D., A., Computer Architecture: A Quantitative Approach, Third Edition, Morgan Kaugmann, 2002.
10. Hsu, L. R., Reinhardt, S. K., Iyer, R., and Makineni, S., Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource. In Proc. of the 15th Intl. Conf. on Parallel Architectures and Compilation Techniques, Sept. 2006. pp 13-22.
11. IBM PowerPC 970FX RISC Microprocessor User's Manual, Version 1.6, Dec. 2005.
12. Iyengar, V. S., Trevillyan, L. H., and Bose, P., Representative Traces for Processor Models with Infinite Cache. In Proc. of the 2nd Symp. on High-Performance Computer Architecture, Feb. 1996. pp 62-72.
13. th Intl. Conf. on Supercomputing, June 26, 2004. pp 257-266.
14. Kumar, R., Zyuban, V., and Tullsen, D. M., Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling. In Proc. of the 32nd Intl. Symp. on Computer Architecture, June 2005. pp 408-419.
15. Kongetira, P., Aingaran, K., and Olukotun, K., Niagara: A 32-Way Multithreaded Sparc Processor. IEEE Micro, 25, 2, Mar. 2005. pp 21-29.
16. Le Boudec, J.Y., and Thiran, P., Network Calculus, Springer Verlag, 2004.
17. Lee, J. W. and Asanovic, K., METERG: Measurement-Based End-to-End Performance Estimation Technique in QoS-Capable Multiprocessors. In Proc. of the 12th IEEE Real-Time and Embedded Technology and Applications Symp, April 2006. pp 135-147.
18. Luo, K., Gummaraju, J., and Franklin, M., Balancing throughput and fairness in SMT processors. In Proc. of the Intl. Symp. on Performance Analysis of Systems and Software, Jan. 2001. pp 164-171.
19. Mak, P., et al., Shared-cache clusters in a system with a fully shared memory. In IBM Journal of R&D Vol. 41 July/Sept. 1997. pp 429-448.
20. Micron., 1Gb DDR2 SDRAM Component: MT47H128M8B7-25E, June 2006.
21. Nesbit, K.J., Aggarwal, N., Laudon, J., and Smith, J.E., Fair Queuing Memory Systems, In Proc. of 39th Intl. Symp. On Microarchitecture, Dec 2006. pp 208-222.
22. Qureshi, M. K. and Patt, Y. N. Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches. In Proceedings of the 39th Intl. Symp. on Microarchitecture, Dec. 2006. pp 423-432.
23. Rafique, N., Lim, W., and Thottethodi, M. Architectural support for operating system-driven CMP cache management. In Proceedings of the 15th Intl. Conf. on Parallel Architectures and Compilation Techniques, Sept. 2006. pp 2-12.
24. Sariowan, H., Cruz R.L., and Polyzos G.C., Scheduling for quality of service guarantees via service curves. In Proc. of the 4th Intl. Conf. on Computer Communication and Networks, Sept. 1995. pp 512-520.
25. Shreedhar, M., and Varghese, G., Efficient fair queueing using deficit round robin. In Proc. of the Conference on Applications, Technologies, Architectures, and Protocols For Computer Communication, August 1995. pp 231-242.
26. Silberschatz, A., Galbin, P. B., and Gagne, G., Operating System Concepts, Seven Edition, John Wiley & Sons, Inc., 2004.
27. rd Symp. on High-Performance Computer Architecture. Feb. 1997. pp 144-155.
28. Stewart, D. B., and Mortier, R., Virtual private machines: user-centric performance. In Proc. of the 11th Workshop on ACM SIGOPS European Workshop: Beyond the PC, Sept., 2004. pp 36-40.
29. Suh, G. E., Devadas, S., and Rudolph, L., A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning. In Proceedings of the 8th Intl. Symp. on High-Performance Computer Architecture, Feb. 2002. pp 117-128.
30. Tendler, J. M., et. al., Power4 System Mircoarchitecture, Technical white paper, Oct. 2001.
31. Verghese, B., Gupta, A., and Rosenblum, M. Performance isolation: sharing and isolation in shared-memory multiprocessors. In Proc. of the 8th Intl. Conf. on Architecture Support For Programming Language and Operating Systems, Oct. 1998. pp 181-192.
32. Wilton, S., and Jouppi, N., CACTI: An Enhanced cache Access and Cycle Time Model, In Journal of Solid-State Circuits, Vol. 31, May 1996. pp 677-688.
33. Zhang H., Service Disciplines for Guaranteed Performance Service in Packet-switching Networks, In Proc. of the IEEE, vol.83, Oct. 1995. pp 1374-1398.