Fast and fair: Data-stream quality of service

CASES 2005: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2005, Pages 237-248

  Yeh, Thomas Y ^a   Reinman, Glenn ^a  

^a University of California   (United States)

Author keywords

Adaptive; Bandwidth; Cache; Chip multiprocessor; Cluster; CMP; Data stream; Distributed; Embedded; Memory wall; Migration; Non uniform access; NUCA; Partition; PDAS; Per thread degradation; Phase; QOS

Indexed keywords

MEMORY WALL; NON-UNIFORM ACCESS; PER THREAD DEGRADATION;

BANDWIDTH; BUFFER STORAGE; ELECTRIC POWER UTILIZATION; PERSONAL DIGITAL ASSISTANTS; QUALITY OF SERVICE; SOCIETIES AND INSTITUTIONS;

MICROPROCESSOR CHIPS;

EID: 29144463717     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (33)

1. V. Agarwal, M. S. Hrishikesh, S. W. Keckler, and D. Burger. Clock rate vs. ipc: The end of the road for conventional microprocessors. In Proceedings of the 27th Annual International Symposium on Computer Architecture, 2000.
2. D. Albonesi. Selective cache ways: On-demand cache resource allocation. In 32nd International Symposium on Microarchitecture, November 1999.
3. L. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. Piranha: a scalable architecture based on single-chip multiprocessing. In Proceedings of the 27th annual international symposium on Computer architecture, pages 282-293. ACM Press, 2000.
4. B. Beckmann and D. Wood. Managing wire delay in large chip-multiprocessor caches. In The 37th Annual IEEE/ACM International Symposium on Microarchitectur, 2004.
5. M. Bohr. Interconnect scaling - the real limiter to high-performance ulsi. In Tech. Dig. of the International Electron Devices Meeting, pages 241-244, December 1995.
6. Broadcom. Bcm1480 product brief.
7. D. C. Burger and T. M. Austin. The simplescalar tool set, version 2.0. Technical Report CS-TR-97-1342, U. of Wisconsin, Madison, June 1997.
8. C. Cascaval, J. Castanos, L. Ceze, M. Denneau, M. Gupta, D. Lieber, J. Moreira, K. Strauss, and Jr. H. Warren. Evaluation of a multithreaded architecture for cellular computing. In Proceedings of the 8th International Symposium on High Performance Computer Architecture (HPCA), 2002.
9. D. Chiou, P. Jain, S. Devadas, and L. Rudolph. Dynamic cache partitioning via columnization. In Proceedings of Design Automation Conference, Los Angeles, June 2000.
10. Z. Chishti, M. D. Powell, and T. N. Vijaykumar. Distance associativity for high-performance energy-efficient non-uniform cache architectures. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, page 55. IEEE Computer Society, 2003.
11. T. Cormen, C. Leiserson, and R. Rivest. Introduction to algorithms. 1992.
12. A. Dhodapkar and J. E. Smith. Managing multi-configuration hardware via dynamic working set analysis. In 29th Annual International Symposium on Computer Architecture, May 2002.
13. S. Hily and A. Seznec. Standard memory hierarchy does not fit simultaneous multithreading. In Proceedings of MTEAC'98 Workshop, 1998.
14. H. Hofstee. Power efficient processor design and the cell processor. In Proceedings of the 8th International Symposium on High Performance Computer Architecture (HPCA), 2005.
15. J. Huh, D. Burger, and S. W. Keckler. Exploring the design space of future cmps. In Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, pages 199-210. IEEE Computer Society, 2001.
16. C. Kim, D. Burger, and S. Keckler. An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, October 2002.
17. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. In Proceedings of the 2004 International Conference on Parallel Architectures and Compilation Techniques, 2004.
18. U. Holzle L. Barroso, J. Dean. Web search for a planet: The google cluster architecture.
19. X. Li, H. Negi, T. Mitra, and A. Roychoudhury. Design space exploration of caches using compressed traces. In Proceedings of the 18th annual international conference on Supercomputing, pages 116-125. ACM Press, 2004.
20. C. Liu, A. Sivasubramaniam, and M. Kandemir. Organizing the last line of defense before hitting the memory wall for cmps. In International Symposium on High-Performance Computer Architecture (HPCA-10), February 2004.
21. P. Michaud. Exploiting the cache capacity of a single-chip multi-core processor with execution migration. In 10th International Symposium on High Performance Computer Architecture, 2004.
22. K. Olukotun, B. Nayfeh, L. Hammond, K. Wilson, and K. Chang. The case for a single-chip multiprocessor. In Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, pages 2-11. ACM Press, 1996.
23. K. Olukotun P. Kongetira, K. Aingaran. Niagara: A 32-way multithreaded sparc processor.
24. P. Ranganathan, S. Adve, and N. Jouppi. Reconfigurable caches and their application to media processing. In Proceedings of the 27th Annual International Symposium on Computer Architecture, 2000.
25. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, October 2002.
26. T. Sherwood, S. Sair, and B. Calder. Phase tracking and prediction. In 30th Annual International Symposium on Computer Architecture, June 2003.
27. P. Shivakumar and Norman P. Jouppi. Cacti 3.0: An integrated cache timing, power, and area model. In Technical Report, 2001.
28. A. Snavely and D. M. Tullsen. Symbiotic jobscheduling for a simultaneous multithreading processor. In In Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, November 2000.
29. J. Stokes. Inside the xbox 360.
30. H. S. Stone, J. Turek, and J. L. Wolf. Optimal partitioning of cache memory. In IEEE transactions on Computers, 1992.
31. R. Sugumar and S. Abraham. Set-associative cache simulation using generalized binomial trees. ACM Trans. Comput. Syst., 13(1):32-56, 1995.
32. G. Suh, S. Devadas, and L. Rudolph. A new memory monitoring scheme for memory-aware scheduling and partitioning. In Proceedings of the Eighth International Symposium on High-Performance Computer Architecture, 2002.
33. G. E. Suh, L. Rudolph, and S. Devadas. Dynamic partitioning of shared cache memory. J. Supercomput., 28(1):7-26, 2004.