ASPEN: Towards effective simulation of threads & engines in evolving platforms

Proceedings - IEEE Computer Society's Annual International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, MASCOTS

Volumn , Issue , 2004, Pages 51-58

  Moses, Jaideep ^a   Illikkal, Ramesh ^a   Iyer, Ravi ^a   Huggahalli, Ram ^a   Newell, Don ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPONENT LEVEL SIMULATORS; LIGHT WEIGHT THREADING (LWT); RICH WORKLOAD TRACES (RWT); SERVER NETWORK ACCELERATION (SNA);

ASYNCHRONOUS MACHINERY; COMPUTER ARCHITECTURE; COMPUTER NETWORKS; COMPUTER SIMULATION; COMPUTER SOFTWARE; MICROPROCESSOR CHIPS; SEMICONDUCTOR MATERIALS; SERVERS;

COMPUTER HARDWARE;

EID: 16244417788     PISSN: 15267539     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MASCOT.2004.1348181     Document Type: Conference Paper

References (18)

1. R. Uhlig, R. Fishtein, et al., "SoftSDV: A Pre-silicon Software Development Environment for the IA-64 architecture," Intel Technology Journal, 4th quarter, 1999.
2. T. Ungerer, B. Robic, J. Silc, "A Survey of Processors with Explicit Multithreading", ACM Computing Surveys, Vol. 35, Mar 2003.
3. T. Ungerer, B. Robic, J. Silc, "Multithreaded Processors", The Computer Journal, Vol. 45, No.3, 2002.
4. D. Marr et al., "Hyper-Threading Technology Architecture and Microarchitecture" Intel Technology Journal, Feb 2002.
5. M. Horowitz, et al., "Informing Memory Operations: Memory Performance Feedback Mechanisms and Their Applications", ACM Transactions on Computer Systems, Vol. 16, No. 2, May 1998.
6. D. Yates., "Connection-Level Parallelism for Network Protocols on Shared-Memory Multiprocessor Servers," Ph.D. Dissertation, University of Massachusetts, Amherst, 1997
7. S. Gochman, et al., "The Intel® Pentium® M Processor: Microarchitecture and Performance." Intel Technology Journal, http://developer.intel.com/technology/itj/, May 2003
8. "SPECweb99 Design Document", available online at http://www.specbench.org/osg/web99/docs/whitepaper.html
9. "TPC-W Design Document", available online on the TPC website at www.tpc.org/tpcw/
10. J. B. Postel, "Transmission Control Protocol", RFC 793, Information Sciences Institute, Sept. 1981.
11. D. Clark et. al., "An analysis of TCP Processing overhead", IEEE Communications, June 1989.
12. A. Foong et al., "TCP Performance Analysis Re-visited," IEEE International Symposium on Performance Analysis of Software and Systems, March 2003.
13. S. Makineni and R. Iyer, "Architectural Characterization of TCP/IP Packet Processing on the Pentium® M microprocessor", 10th High Performance Computer Architecture, Feb 2004.
14. Peter S. Magnusson, Magnus Christensson et al. "Simics: A full system simulation platform" IEEE Computer, February 2002
15. D. Bhandarkar, R. Golliver. "The Road to Billion Transistor Processor Chips in the Near Future". The Conference on High-Speed Computing, April 2003.
16. Intel Announces Breakthrough To Enable Billion-Transistor Processors, October 8, 2001 http://www.hardwareanalysis.com/action/printarticle/1410/
17. Todd Austin, Eric Larson, and Dan Ernst et al., "SimpleScalar: An Infrastructure for Computer System Modeling," IEEE Computer, February 2002
18. Joel Emer, Pritpal Ahuja, et al., Asim: A Performance Model Framework, IEEE Computer, February 2002