Formal modeling and reasoning for reliability analysis

Proceedings - Design Automation Conference

Volumn , Issue , 2010, Pages 531-536

  Miskov Zivanov, Natasa ^a   Marculescu, Diana ^b  

^a UNIVERSITY OF PITTSBURGH   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Reliability; SER; Symbolic techniques

Indexed keywords

CIRCUIT OPTIMIZATION; DESIGN PROCESS; ERROR RATE; FORMAL MODELING; FUTURE TECHNOLOGIES; SER; SYMBOLIC TECHNIQUES; TRANSIENT FAULTS;

COMPUTER AIDED DESIGN; FAULT TREE ANALYSIS; FORMAL METHODS; LOGIC DESIGN; QUALITY ASSURANCE; RELIABILITY ANALYSIS; SWITCHING CIRCUITS;

LOGIC CIRCUITS;

EID: 77956197822     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1837274.1837406     Document Type: Conference Paper

References (32)

1. H. Asadi and M. B. Tahoori, "Soft Error Derating Computation in Sequential Circuits," in Proc. of International Conference on Computer Aided Design (ICCAD), pp. 497-501, November 2006.
2. H. Asadi and M. B. Tahoori. "Soft Error Modeling and Protection for Sequential Elements," in Proc. of IEEE Symposium on Defect and Fault Tolerance (DFT) in VLSI Systems, pp. 463-471, October 2005.
3. R. C. Baumann, "Soft Errors in Advanced Computer Systems," in IEEE Design and Test of Computers, Vol.22, Issue 3, 2005.
4. S. Borkar, "Tackling variability and Reliability Challenges," in IEEE Design and Test of Computers, Vol.23, No.6, pp. 520, June 2006.
5. M. R. Choudhury and K. Mohanram, "Reliability Analysis of Logic Circuits," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Vol.28, No.3, pp. 392-405, March 2009.
6. Y. S. Dhillon, A. U. Diril, and A. Chatterjee, "Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits," in Proc. of Design, Automation and Test in Europe (DATE), pp. 288-293, March 2005.
7. C. J. Hescott, D. C. Ness, D. J. Lilja, "Scaling Analytical Models for Soft Error Rate Estimation Under a Multiple-Fault Environment," in Proc. of Euromicro Conference on Digital System Design Architectures, Methods and Tools, pp. 641-648, 2007.
8. D. Holcomb, W. Li and S. A. Sashia, "Design as You See FIT: System-Level Soft Error Analysis of Sequential Circuits," in Proc. of Design, Automation and Test in Europe (DATE), pp. 785-790, April 2009.
9. A. KleinOsowski, E. H. Cannon, P. Oldiges and L. Wissel, "Circuit design and modeling for soft errors," in IBM Journal of Research and Development, Vol.52, No.3, pp. 255-263, May 2008.
10. S. Krishnaswamy, G. F. Viamonte, I. L. Markov, and J. P. Hayes, "Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices," in Proc. Of Design, Automation and Test in Europe (DATE), pp. 282-287, March 2005.
11. S. Krishnaswamy, I. L. Markov and J. P. Hayes, "On the Role of Timing Masking in Reliable Logic Circuit Design," in Proc. of Design Automation Conference (DAC), pp. 924- 929, June 2008.
12. D. Marculescu, R. Marculescu, and M. Pedram, "Trace-Driven Steady-State Probability Estimation in FSMs with Application to Power Estimation," in Proc. of IEEE Design, Automation and Test in Europe Conf. (DATE), February 1998.
13. T. C. May, "Soft Errors in VLSI: Present and Future," in IEEE Transactions on Components, Hybrids, and Manufacturing Technology, CHMT-2, No.4, pp. 377-387, 1979.
14. N. Miskov-Zivanov and D. Marculescu, "Circuit Reliability Analysis Using Symbolic Techniques," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Vol.25, No.12, pp. 2638-2639, December 2006.
15. N. Miskov-Zivanov and D. Marculescu, "A Systematic Approach to Modeling and Analysis of Transient Faults in Logic Circuits," in Proc. of IEEE International Symposium on Quality Electronic Design (ISQED), March 2008.
16. N. Miskov-Zivanov and D. Marculescu, "Modeling and Optimization for Soft-Error Reliability of Sequential Circuits," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Vol.27, No.5, pp. 803-816, May 2008.
17. N. Miskov-Zivanov, K.-C. Wu and D. Marculescu, "Process Variability-Aware Transient Fault Modeling and Analysis," in Proc. of International Conference on Computer-Aided Design (ICCAD), pp. 685-690, November 2008.
18. S. Mitra, M. Zhang, T. Mak, N. Seifert, V. Zia and K. S. Kim, "Logic soft errors: a major barrier to robust platform design," in Proc. of International Test Conference (ITC), November 2005.
19. M. Omana, G. Papasso, D. Rossi, and C. Metra, "A Model for Transient Fault Propagation in Combinatorial Logic," in Proc. of IEEE International On-Line Testing Symposium (IOLT)S, pp. 11-115, July 2003.
20. H.-K. Peng, C. H.-P. Wen and J. Bhadra, "On Soft Error Rate Analysis of Scaled CMOS Designs - A Statistical Perspective," in Proc. of International Conference on Computer Aided Design (ICCAD), pp. 157-163, November 2009.
21. R. Rajaraman, J. S. Kim, N. Vijaykrishnan, Y. Xie and M. J. Irwin, "SEAT-LA: A Soft Error Analysis Tool for Combinational Logic," in Proc. of International Conference on VLSI Design (VLSID), January 2006.
22. K. Ramakrishnan, R. Rajaraman, N. Vijaykrishnan, Y. Xie, M. J. Irwin and K. Unlu, "Hierarchical Soft Error Estimation Tool (HSEET)," in Proc. of International Symposium on Quality Electronics Design (ISQED), pp. 680-683, March 2008.
23. K. Ramakrishnan, R. Rajaraman, S. Suresh, N. Vijaykrishnan, Y. Xie and M. J. Irwin, "Variation Impact on SER of Combinational Circuits,", in Proc. of International Symposium on Quality Electronics Design (ISQED), pp. 911-916, March 2007.
24. R. R. Rao, K. Chopra, D. Blaauw and D. Sylvester, "An Efficient Static Algorithm for Computing the Soft Error Rates of Combinational Circuits," in Proc. of the Conference on Design, Automation and Test in Europe (DATE), pp. 164-169, March 2006.
25. R. R. Rao, D. Blaauw and D. Sylvester, "Soft Error Reduction in Combinational Logic Using Gate Resizing and Flipflop Selection," in Proc. of International Conference on Computer Aided Design (ICCAD), pp. 502-509, November 2006.
26. R. R. Rao, K. Chopra, D. T. Blaauw and D. M. Sylvester, "Computing the Soft Error Rate of Combinational Logic Circuit Using Parameterized Descriptors,"in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Vol.26, No.3, pp. 468-479, March 2007.
27. N. Seifert, P. Slankard, M. Kirsch, B. Narasimham, V. Zia, C. Brookreson, A. Vo, S. Mitra, B. Gill and J. Maiz, "Radiation-Induced Soft Error Rates of Advanced CMOS Bulk Devices," in Proc. of the IEEE International Reliability Physics Symposium, pp. 217-225,March 2006.
28. P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi, "Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic," in Proc. Of International Conference on Dependable Systems and Networks, pp. 389-398, June 2002.
29. B. Zhang, W. Wang, and M. Orshansky, "FASER: Fast Analysis of Soft Error Susceptibility for Cell-Based Designs," in Proc. of International Symposium on Quality Electronic Design (ISQED), March 2006.
30. M. Zhang and N. R. Shanbhag, "A Soft Error Rate Analysis (SERA) Methodology," in Proc. of International Conference on Computer Aided Design (ICCAD), pp. 111-118, November 2004.
31. C. Zhao, X. Bai, and S. Dey, "A Scalable Soft Spot Analysis Methodology for Compound Noise Effects in Nano-meter Circuits," in Proc. of Design Automation Conference (DAC), pp. 894-899, June 2004
32. J. F. Ziegler et al, "IBM experiments in Soft Fails in Computer Electronics (1978-1994)," in IBM Journal of Research and Development, Vol.40, No.1, pp. 3-18, 1996.