A robust mixed-size legalization and detailed placement algorithm

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 27, Issue 8, 2008, Pages 1349-1362

  Cong, Jason ^a,b   Xie, Min ^c  

^a IEEE

^b Engineering IV   (United States)

^c KBC Financial Products USA Inc   (United States)

Author keywords

Optimization; Physical design; Placement

Indexed keywords

ACCESS CONTROL; BOOLEAN FUNCTIONS; CANNING; CONTRACTS; ELECTRIC BATTERIES; EXPERIMENTS; GRAPH THEORY; LINEAR PROGRAMMING; LINEARIZATION; MACROS; STANDARDS;

CONSTRAINT GRAPHS; DENSITY CONTROL; FENGSHUI; GREEDY METHOD; IC DESIGNS; MIXED-SIZE PLACEMENT; PLACEMENT ALGORITHMS; SLIDING-WINDOW (SW); STANDARD CELLS; SYNTHESIS PROCESS; WIDESPREAD USE; WIRE LENGTHS;

AUTHENTICATION;

EID: 47849111205     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2008.925792     Document Type: Article

References (60)

1. J. Cong, T. Chan, J. Shinnerl, K. Sze, and M. Xie, "mPL6: Enhanced multilevel mixed-size placement," in Proc. Int. Symp. Phys. Des., 2006, pp. 212-214.
2. M. D. Moffitt, A. N. Ng, I. L. Markov, and M. E. Pollack, "Constraint-driven floorplan repair," in Proc. Des. Autom. Conf., 2006, pp. 1103-1108.
3. T. Chan, J. Cong, and K. Sze, "Multilevel generalized force-directed method for circuit placement," in Proc. Int. Symp. Phys. Des., Apr. 2005, pp. 185-192.
4. A. B. Kahng, S. Reda, and Q. Wang, "APlace: A general analytic placement framework," in Proc. Int. Symp. Phys. Des., 2005, pp. 233-235.
5. A. Agnihotri, S. Ono, and P. H. Madden, "Recursive bisection placement: Feng shui 5.0 implementation details," in Proc. Int. Symp. Phys. Des., Apr. 2005, pp. 230-232.
6. J. Cong, T. Kong, J. Shinnerl, M. Xie, and X. Yuan, "Large scale circuit placement," ACM Trans. Des. Autom. Electron. Syst., vol. 10, no. 2, pp. 389-430, Apr. 2005.
7. C. Chang, J. Cong, M. Romesis, and M. Xie, "Optimality and scalability study of existing placement algorithms," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 23, no. 4, pp. 537-549, Apr. 2004.
8. S. Ono and P. Madden, "On structure and suboptimality in placement," in Proc. Asia South Pacific Des. Autom. Conf., Jan. 2005, pp. 331-336.
9. T. Chan, J. Cong, T. Kong, and J. Shinnerl, "Multilevel optimization for large-scale circuit placement," in Proc. IEEE Int. Conf. Comput. Aided Des., San Jose, CA, Nov. 2000, pp. 171-176.
10. J. Vygen, "Algorithms for large-scale flat placement," in Proc. Des. Autom. Conf., 1997, pp. 746-751.
11. U. Brenner, A. Pauli, and J. Vygen, "Almost optimum placement legalization by minimum cost flow and dynamic programming," in Proc. Int. Symp. Phys. Des., Apr. 2004, pp. 2-9.
12. U. Brenner and J. Vygen, "Legalizing a placement with minimum total movement," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 23, no. 12, pp. 1597-1613, Dec. 2004.
13. S.-W. Hur and J. Lillis, "Mongrel: Hybrid techniques for standard-cell placement," in Proc. Int. Conf. Comput. Aided Des., San Jose, CA, Nov. 2000, pp. 165-170.
14. G. Beraudo and J. Lillis, "Timing optimization of FPGA placements by logic replication," in Proc. Des. Autom. Conf., Jun. 2003, pp. 196-201.
15. A. Agnihotri, M. C. Yildiz, A. Khatkhate, A. Mathur, S. Ono, and P. H. Madden, "Fractional cut: Improved recursive bisection placement," in Proc. Int. Conf. Comput. Aided Des., 2003, pp. 307-310.
16. T. Luo, H. Ren, C. J. Alpert, and D. Pan, "Computational geometry based placement migration," in Proc. Int. Conf. Comput. Aided Des., 2005, pp. 41-47.
17. M. Sarrafzadeh and M. Wang, "NRG: Global and detailed placement," in Proc. Int. Conf. Comput. Aided Des., 1997, pp. 532-537.
18. D. Hill, "Method and system, for high, speed detailed placement of cells within an integrated circuit design," U.S. Patent 6 370 673, Apr. 9, 2002.
19. H. Ren, D. Z. Pan, C. J. Alpert, and P. Villarrubia, "Diffusion- based placement migration," in Proc. Des. Autom. Conf., Jun. 2005, pp. 515-520.
20. S. N. Adya and I. L. Markov, "Consistent placement of macro-blocks using floorplanning and standard-cell placement," in Proc. Int. Symp. Phys. Des., Apr. 2002, pp. 12-17.
21. J. Cong and M. Xie, "A robust detailed placement for mixed-size IC designs," in Proc. Asia South Pacific Des. Autom. Conf., 2006, pp. 188-194.
22. K. Vorwerk, A. Kennings, D. T. Chen, and L. Behjat, "Floorplan repair using dynamic whitespace management," in Proc. 17th Great Lakes Symp. VLSI, 2007, pp. 552-557.
23. S. Nag and K. Chaudhary, "Post-placement residual-overlap removal with minimal movement," in Proc. Des., Autom. Test Eur. Conf., 1999, pp. 581-586.
24. A. Khatkhate, C. Li, A. R. Agnihotri, M. C. Yildiz, S. Ono, C.-K. Koh, and P. H. Madden, "Recursive bisection based mixed block placement," in Proc. Int. Symp. Phys. Des., Apr. 2004, pp. 84-89.
25. A. Kahng and Q. Wang, "Implementation and extensibility of an analytic placer," in Proc. Int. Symp. Phys. Des., 2004, pp. 18-25.
26. A. B. Kahng, I. L. Markov, and S. Reda, "On legalization of row-based placements," in Proc. 8th Great Lakes Symp. VLSI, 2004, pp. 214-219.
27. B. Yao, H. Chen, C.-K. Cheng, N.-C Chou, L.-T. Liu, and P. Suaris, "Unified quadratic programming approach for mixed mode placement," in Proc. Int. Symp. Phys. Des., Apr. 2005, pp. 193-199.
28. J. A. Roy and I. L. Markov, "ECO-system: Embracing the change in placement," in Proc. Asia South Pacific Des. Autom. Conf., 2007, pp. 147-152.
29. C.-C. Chang, J. Cong, and X. Yuan, "Multilevel placement for large-scale mixed-size IC designs," in Proc. Asia South Pacific Des. Autom. Conf., Jan. 2003, pp. 325-330.
30. T. Taghavi, X. Yang, and B.-K. Choi, "Dragon 2005: Large-scale mixed-size placement tool," in Proc. Int. Symp. Phys. Des., Apr. 2005, pp. 245-247.
31. S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa, and I. L. Markov, "Unification of partitioning, placement and floorplanning," in Proc. Int. Conf. Comput. Aided Des., Nov. 2004, pp. 550-557.
32. A. N. Ng, R. Aggarwal, V. Ramachandran, and I. L. Markov, "Solving hard instances of floorplacement," in Proc. Int. Symp. Phys. Des., Apr. 2006, pp. 170-177.
33. J. Cong, M. Romesis, and J. Shinnerl, "Fast floorplanning by look-ahead enabled recursive bipartitioning," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 25, no. 9, pp. 1719-1732, Sep. 2006.
34. J. Cong, M. Romesis, and J. R. Shinnerl, "Robust mixed-size placement under tight white-space constraints," in Proc. Int. Conf. Comput. Aided Des., 2005, pp. 165-172.
35. C. Li and C.-K. Koh, "On improving recursive bipartitioning-based placement," Purdue Univ., West Lafayette, IN, Tech. Rep. TR-ECE 03-14, 2003.
36. A. Caldwell, A. B. Kahng, and I. L. Markov, "Optimal partitioners and end-case placers for standard-cell layout," IEEE Trans. Comput.Aided Design Integr. Circuits Syst., vol. 19, no. 11, pp. 1304-1313, Nov. 2000.
37. S. Goto, "An efficient algorithm for the two-dimensional placement problem in electrical circuit layout," IEEE Trans. Circuits Syst., vol. CAS-28, no. 1, pp. 12-18, Jan. 1981.
38. T. Chan, J. Cong, T. Kong, J. Shinnerl, and K. Sze, "An enhanced multilevel algorithm for circuit placement," in Proc. Int. Conf. Comput. Aided Des., San Jose, CA, 2003, pp. 299-306.
39. K. Doll, F. Johannes, and K. Antreich, "Iterative placement improvement by network flow methods," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 13, no. 10, pp. 1189-1200, Oct. 1994.
40. K. Sze, 2006. Personal Communication.
41. C. Chu and N. Viswanathan, "FastPlace: Efficient analytical placement using cell shifting, iterative local refinement, and a hybrid net model," in Proc. Int. Symp. Phys. Des., Apr. 2004, pp. 26-33.
42. A. B. Kahng, P. Tucker, and A. Zelikovsky, "Optimization of linear placements for wirelength minimization with free sites," in Proc. Asia South Pacific Des. Autom. Conf., 1999, pp. 241-244.
43. G.-J. Nam, "ISPD 2006 placement contest: Benchmark suite and results," in Proc. Int. Symp. Phys. Des., 2006, p. 167.
44. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "Rectangle-packing-based module placement," in Proc. Int. Conf. Comput. Aided Des., Nov. 1995, pp. 472-479.
45. S. N. Adya and I. L. Markov, "Fixed-outline floorplanning: Enabling hierarchical design," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 6, pp. 1120-1135, Dec. 2003.
46. G. De Micheli, "Performance-oriented synthesis of large-scale domino CMOS circuits," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. CAD-6, no. 5, pp. 751-765, Sep. 1987.
47. K. J. Singh, A. Wang, R. Brayton, and A. Sangiovanni-Vincentelli, "Timing optimization of combinational logic," in Proc. Int. Conf. Comput. Aided Des., Nov. 1988, pp. 282-285.
48. K. J. Singh, "Performance optimization for digital circuits," Ph.D. dissertation, Dept. Comput. Sci., Univ. California Berkeley, Berkeley, CA, 1992.
49. S. Xu, "Synthesis for high-density and high-performance FPGA," Ph.D. dissertation, Dept. Comput. Sci., Univ. California Los Angeles, Los Angeles, CA, 2000.
50. L. Ford and D. Fulkerson, Flows in Networks. Princeton, NJ: Princeton Univ. Press, 1962.
51. E. A. Dinic, "Algorithm for solution of a problem, of maximum flow in networks with power estimation," Sov. Math., Dokl., vol. 11, no. 8, pp. 1277-1280, 1970.
52. A. V. Goldberg and R. E. Tarjan, "A new approach to the maximum-flow problem," J. Assoc. Comput. Mach., vol. 35, no. 4, pp. 921-940, 1988.
53. Y. Boykov and V. Kolmogorov, "An experimental comparison of mincut/max-flow algorithms for energy minimization in vision," IEEE Trans. Pattern Anal. Mach. Intell., vol. 26, no. 9, pp. 1124-1137, Sep. 2004.
54. R. Okuda, T. Sato, H. Onodera, and K. Tamara, "An efficient algorithm for layout compaction problem, with symmetry constraints," in Proc. Int. Conf. Comput. Aided Des., Nov. 1989, pp. 148-153.
55. X. Tang, R. Tian, and M. D. F. Wong, "Optimal redistribution of white space for wire length minimization," in Proc. Asia South Pacific Des. Autom. Conf., Jan. 2005, pp. 412-417.
56. C. Meszaros, "Fast Cholesky factorization for interior point methods of linear programming," Comput. Math. Appl., vol. 31, no. 4/5, pp. 49-54, 1996.
57. G.-J. Nam, C. J. Alpert, P. Villarrubia, B. Winter, and M. C. Yildiz, "The ISPD2005 placement contest and benchmark suite," in Proc. Int. Symp. Phys. Des., 2005, pp. 216-220.
58. G. E. Tellez, D. A. Knol, and M. Sarrafzadeh, "A performance-driven placement technique based on a new net budgeting criterion," in Proc. Int. Symp. Circuits Syst., 1996, pp. 504-507.
59. G. Karypis and V. Kumar, "Multilevel k-way hypergraph partitioning," in Proc. Des. Autom. Conf., 1998, pp. 343-348.
60. G. Karypis, "Multilevel algorithms for multi-constraint hypergraph partitioning," Dept. Comput. Sci., Univ. Minnesota, Minneapolis, MN, Tech. Rep. 99-034, 1999.