Implementation and extensibility of an analytic placer

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2004, Pages 18-25

  Kahng, Andrew B ^a   Wang, Qinke ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Analytical Placement; Congestion; Geometric Constraints; Hierarchical Placement; I O Core Co Placement

Indexed keywords

ALGORITHMS; AUTOMATION; ELECTRIC NETWORK ANALYSIS; FUNCTIONS; INTEGRATED CIRCUIT LAYOUT; NONLINEAR PROGRAMMING; OPTIMIZATION;

ANALYTICAL PLACEMENTS; CONGESTION; GEOMETRIC CONSTRAINTS; HIERARCHICAL PLACEMENTS;

VLSI CIRCUITS;

EID: 2942682815     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/981066.981071     Document Type: Conference Paper

References (35)

1. C. J. Alpert, T. Chan, A. B. Kahng, I. Markov and P. Mulet, "Faster Minimization of Linear Wirelength for Global Placement", IEEE Trans. Computer Aided Design 17(1) (1998), pp. 3-13.
2. C. J. Alpert, J.-H. Huang and A. B. Kahng, "Multilevel Circuit Partitioning", Proc. ACM/IEEE Design Automation Conf., 1997, pp. 530-533.
3. R. Baldick, A. B. Kahng, A. Kennings and I. L. Markov, "Function Smoothing with Applications to VLSI Layout", Proc. IEEE/ACM Asia and South Pacific Design Automation Conf., Jan. 1999, pp. 225-228.
4. A. E. Caldwell, A. B. Kahng, and I. L. Markov, "Can Recursive Bisection Alone Produce Routable Placements?", Proc. ACM/IEEE Design Automation Conf., 2000, pp. 477-482.
5. A. E. Caldwell, A. B. Kahng, A. A. Kennings and I. L. Markov, "Hypergraph Partitioning for VLSI CAD: Methodology for Reporting, and New Results", Proc. ACM/IEEE Design Automation Conf., June 1999, pp. 349-354.
6. A. E. Caldwell, A. B. Kahng, S. Mantik and I. L. Markov, "Implications of Area-Array I/O for Row-Based Placement Methodology", Proc. IEEE Symp. IC/Package Design Integration, Feb. 1998, pp. 93-98.
7. UCLA/UMICH Physical Design Tools. http://vlsicad.eecs.umich.edu/BK/ PDtools/.
8. Web site of Dragon. http://er.cs.ucla.edu/Dragon/.
9. H. Eisenmann and F. M. Johannes, "Generic Global Placement and Floorplanning", Proc. ACM/IEEE Design Automation Conf., 1998, pp. 269-274.
10. H. Etawil, S. Areibi and A. Vannelli, "ARP: A Convex Optimization Based Method for Global Placement", submitted to IEEE Trans. Computer Aided Design, http://wolfman.eos.uoguelph.ca/~sareibi1/ PUBLICATIONS_dr/all-pub-list. html.
11. H. Etawil, S. Areibi and A. Vannelli, "Attractor-Repeller Approach For Global Placement", Proc. IEEE/ACM int. Conf. Computer-Aided Design, 1999, pp. 20-24.
12. T. Gao, C. L. Liu and K. C. Chen, "A Performance Driven Hierarchical Partitioning Placement Algorithm", Proc. European Design Automation Conf., Sep. 1993, pp. 33-38.
13. D. Hill, "Method and System for High Speed Detailed Placement of Cells within an Integrated Circuit Design", US Patent 6370673, April 2002.
14. D. J. Huang and A. B. Kahng, "Partitioning-Based Standard Cell Global Placement With an Exact Objective", Proc. Int. Symp. Physical Design, 1997, pp. 18-25.
15. B. Hu and M. Marek-Sadowska, "FAR: Fixed-Points Addition & Relaxation Based Placement", Proc. Int. Symp. Physical Design, 2002, pp. 161-166.
16. Web site of IBM-PLACE 2.0 benchmark suites. http://er.cs.ucla.edu/ benchmarks/ibm-place2/
17. A. B. Kahng and X. Xu, "Accurate Pseudo-Constructive Wirelength and Congestion Estimation", Proc. ACM Int. Workshop on System-Level Interconnect Prediction, April 2003, pp. 61-68.
18. G. Karypis, R. Aggarwal, V. Kumar and S. Shekhar, "Multilevel Hypergraph Partitioning: Applications in VLSI Design", Proc. ACM/IEEE Design Automation Conf., 1997, pp. 526-529.
19. A. A. Kennings and I. L. Markov, "Smoothening Max-terms and Analytical Minimization of Half-Perimeter Wirelength", VLSI Design 14(3) (2002), pp. 229-237.
20. A. A. Kennings and I. L. Markov, "Analytical Minimization of Half-Perimeter Wirelength", Proc. IEEE/ACM Asia and South Pacific Design Automation Conf., Jan. 2000, pp. 179-184.
21. J. Kleinhans, G. Sigl, F. Johannes and K. Antreich, "GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization", IEEE Trans. Computer-Aided Design 10(3) (1991), pp. 356-365.
22. C.-K. Koh and C. Li, private communication, Oct. 2003.
23. J.-M. Li, J. Lillis, L.-T. Liu and C.-K. Cheng, "New Spectral Linear Placement and Clustering Approach", Proc. ACM/IEEE Design Automation Conf., 1996, pp. 88-93.
24. J.-M. Li, J. Lillis and C.-K. Cheng, "Linear Decomposition Algorithm for VLSI Design Applications", Proc. Int. Conf. Computer-Aided Design, 1995, pp. 223-228.
25. K. G. Murty, Linear Complementarity, Linear and Nonlinear Programming, Internet Edition, Chapter 10, pp. 389-460. http://ioe.engin.umich.edu/books/ murty/ linear_complementarity_webbook/.
26. W. Naylor et al., "Non-Linear Optimization System and Method for Wire Length and Delay Optimization for an Automatic Electric Circuit Placer", US Patent 6301693, Oct. 2001.
27. S. S. Sapatnekar and S. M. Kang, Design Automation for Timing-Driven Layout Synthesis, Kluwer Academic Publishers, Boston, MA, 1993.
28. G. Sigl, K. Doll and F. M. Johannes, "Analytical Placement: A Linear or a Quadratic Objective Function?", Proc. ACM/IEEE Design Automation Conf., 1991, pp. 427-431.
29. W.-J. Sun and C. Sechen, "Efficient and Effective Placement for Very Large Circuits", IEEE Trans. Computer-Aided Design 14(3) (1995), pp. 349-359.
30. R. S. Tsay, E. Kuh and C. P. Hsu, "PROUD: A Sea-Of-Gates Placement Algorithm", IEEE Design & Test of Computers (1988), pp. 44-56.
31. P. Villarrubia, G. Nusbaum, R. Masleid and P. T. Patel, "IBM RISC Chip Design Methodology", Proc. Int. Conf. Computer Design , 1989, pp. 143-147.
32. J. Vygen, "Algorithms for Large-Scale Flat Placement", Proc. ACM/IEEE Design Automation Conf. '97, pp. 746-751.
33. X. Yang, B.-K. Choi and M. Sarrafzadeh, "A Standard-Cell Placement Tool for Designs with High Row Utilization", Proc. Int. Conf. Computer Design, Sep. 2002, pp. 45-47.
34. X. Yang, B.-K. Choi and M. Sarrafzadeh, "Routability Driven White Space Allocation for Fixed-Die Standard-Cell Placement", Proc. Int. Symp. Physical Design, 2002, pp. 42-47.
35. M. C. Yildiz and P. H. Madden, "Improved Cut Sequences for Partitioning Based Placement", Proc. ACM/IEEE Design Automation Conf., 2001, pp. 776-779.