The ISPD2005 placement contest and benchmark suite

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2005, Pages 216-220

  Nam, Gi Joon ^a   Alpert, Charles J ^a   Villarrubia, Paul ^a   Winter, Bruce ^a   Yildiz, Mehmet ^a  

^a IBM   (United States)

Author keywords

Benchmarks; Physical design; VLSI Placement

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; INDUSTRIAL APPLICATIONS; INTEGRATED CIRCUIT LAYOUT; VLSI CIRCUITS;

BENCHMARKS; PHYSICAL DESIGN; VLSI PLACEMENT;

BENCHMARKING;

EID: 29144447716     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1055137.1055182     Document Type: Conference Paper

References (17)

1. S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa and I. L. Markov, "Unification of Partitioning, Placement and Floorplanning,", in Proc. International Conference on Computer-Aided Design, 2004, pp. 550-557.
2. C. J. Alpert, "The ISPD98 Circuit Benchmark suite," in Proc. International Symposium on Physical Design, 1998, pp. 80-85.
3. C. J. Alpert, G.-J. Nam and P. Villarrubia, "Effective Free Space Management for Cut-based Placement," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22(10), pp. 1343-1353, 2003.
4. U. Brenner and A. Rohe, "An Effective Congestion Driven Placement Framework," in Proc. International Symposium on Physical Design, 2002, pp. 6-11.
5. F. Brglez, D. Bryan and K. Kozminski, "Combinational Profiles of Sequential Benchmark Circuits", International Conference on Circuits and Systems, 1989, pp. 1929-1934.
6. T. Chan, J. Cong and K. Sze, "Multilevel Generalized Force-directed Method for Circuit Placement," in Proc. International Symposium on Physical Design, 2005.
7. H. Eisenmann and F. M. Johannes, "Generic Global Placement and Floorplanning," in Proc. Design Automation Conference, 1998, pp. 425-430.
8. B. Hu and M. Marek-Sadowska, "FAR: Fixed Point Addition and Relaxation-based Placement," in Proc. International Symposium on Physical Design, 2002, pp. 161-166.
9. A. B. Kahng and Q. Wang, "Implementation and Extensibility of an Analytic Placer," in Proc. International Symposium on Physical Design, 2004, pp. 18-25.
10. A. Khatkhate, C. Li, A. R. Agnihotri, M. C. Yildiz, S. Ono, C.-K. Koh and P. H. Madden, "Recursive Bisection Based Mixed Block Placement," in Proc. International Symposium on Physical Design, 2004, pp. 84-89.
11. J. Lou, S. Krishnamoorthy and H. S. Sheng, "Estimating Routing Congestion using Probabilistic Analysis," in Proc. International Symposium on Physical Design, 2001, pp. 112-117.
12. P. H. Madden, "Reporting of Standard Cell Placement Results," in Proc. International Symposium on Physical Design, 2001, pp. 30-35.
13. A.E. Caldwell, A. B. Kahng, I. L. Markov, "Toward CAD-IP Reuse: The MARCO GSRC Bookshelf of Fundamental CAD Algorithms," IEEE Design and Test, May 2002, pp. 72-81, http://vlsicad.eecs.umich.edu/BK/Slots/
14. W.-J. Sun and C. Sechen, "Efficient and Effective Placement for Very Large Circuits," IEEE Trans. Computer-Aided Design, vol. 14, pp. 349-359, Mar. 1995.
15. N. Viswanathan and C. C.-N. Chu, "Fastplace: Efficient Analytical Placement Using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model," in Proc. International Symposium on Physical Design, 2004, pp. 26-33.
16. J. Westra, C. Bartels and P. Groeneveld, "Probabilistic Congestion Prediction," in Proc. International Symposium on Physical Design, 2004, pp. 204-208.
17. X. Yang, B. K. Choi and M. Sarrafzadeh, "Routability-Driven White Space Allocation for Fixed-Die Standard-Cell Placement," in Proc. International Symposium on Physical Design, 2002, pp. 42-47.