Consistent placement of macro-blocks using floorplanning and standard-cell placement

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2002, Pages 12-17

  Adya, Saurabh N ^a   Markov, Igor L ^a  

^a University of Michigan   (United States)

Author keywords

Algorithms; Design

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; BENCHMARKING; VLSI CIRCUITS;

STANDARD-CELL PLACEMENT;

INTEGRATED CIRCUIT LAYOUT;

EID: 0036377317     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/505388.505392     Document Type: Conference Paper

References (19)

1. Fixed-outline floorplanning through better local search
2. Multilevel circuit partitioning
3. ISPD-98 circuit benchmarks
4. Openbook documentation for QPlace
5. Can recursive bisection alone produce routable placements?
6. Optimal partitioners and end-case placers for standard-cell layout
7. Iterative placement improvement by network flow methods
8. Effective partition-driven placement with simultaneous level processing and a global net views
9. Classical floorplanning harmful?
10. Multilevel hypergraph partitioning: Applications in VLSI design
11. TCG: A transitive closure graph based representation for non-slicing floorplans
12. A force-directed macro-cell placer
13. VLSI module placement based on rectangle-packing by the sequence pair
14. Fast evaluation of sequence pair in block placement by longest common subsequence computation
15. FAST-SP: A fast algorithm for block placement based on sequence pair
16. Dragon2000: Standard-cell placement tool for large industry circuits
17. Improved cut sequences for partitioning based placement