On structure and suboptimality in placement

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 1, Issue , 2005, Pages 331-336

  Ono, Satoshi ^a,b,c   Madden, Patrick H ^b,c  

^a FAIS   (Japan)

^b UNIVERSITY OF KITAKYUSHU   (Japan)

^c BINGHAMTON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

GLOBAL PLACEMENTS; REGULAR STRUCTURE; RUNTIMES; SUBOPTIMALITY;

COMPUTER AIDED DESIGN;

EID: 84861448654     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1120725.1120864     Document Type: Conference Paper

References (22)

1. S. N. Adya, M. C. Yildiz, I, L. Markov, P. G. Villarrubia, P. N. Parakh, and P. H, Madden. Benchmarking for large-scale placement and beyond. In Proc. Int. Symp. on Physical Design, pages 95-103, 2003.
2. A. Agnihotri, M. C. Yildiz, A. Khaikhate, A. Mathu, S. Ono, and P. H Madden. Fractional cut: Improved recursive bisection placement. In Proc. Int. Conf. on Computer Aided Design, pages 307-310, 2003.
3. A. E. Caldwell, A. B. Kahng, and I. L. Markov. Optimal partitioners and end-case placers for standard cell layout. In Proc. Int. Symp. on Physical Design, pages 90-96, 1999.
4. A. E. Caldwell, A. B. Kahng, and I. L. Markov. Can recursive bisection alone produce routable placements? In Proc. Design Automation Conf, pages 477-482, 2000.
5. C. C. Chang, J. Cong, and M. Xie. Optimality and scalability study of existing placement algorithms. In Proc. Asia South Pacific Design Automation Conf., pages 621-627, 2003.
6. J. Cong, Y. Fan, X. Yang, and Z, Zhang. Architecture and syntehsis for multi-cycle communication. In Proc. Int. Symp. on Physical Design, pages 190-196, 2003.
7. J. Cong and C.-K. Koh. Interconnect layout optimization under higher-' order RLC model. In Proc. Int. Conf on Computer Aided Design, pages 713-720, 1997.
8. W. J. Dally and A. Chang. The role of custom design in ASIC chips. In Proc. Design Automation Conf, pages 643-647, 2000.
9. H. Eisenmann and F. M. Johannes. Generic global placement and fborplanning. In Proc. Design Automation Conf, pages 269-274, 1998.
10. D. Hill. US patent 6,370,673: Method and system for high speed detailed placement of cells within an integrated circuit design, 2002.
11. B. Hu, H. Jiang, Q. Liu, and M. Marek-Sadowska. Synthesis and placement fbw for gain-based programmable regular fabrics. In Proc. Int. Symp. on Physical Design, pages 197-203, 2003.
12. P. Ienne and A. Griessing. Practical experiences with standard-cell based datapath design tools: do we really need regular layouts? In Proc. Design Automation Conf, pages 396-401, 1998.
13. A. B. Kahng and C.-W. A. Tsao. Low-cost single-layer clock trees with exact zero Elmore delay skew. In Proc. Int. Conf. on Computer Aided Design, pages 213-218, 1994.
14. A. B. Kahng and Q. Wang. Implementation and extensibility of an analytic 'placer. In Proc. Int. Symp. on Physical Design, pages 18-25, 2004.
15. A. Khatkhate, C. Li, A. R. Agnihotri, M. C. Yildiz, S. Ono, C.-K. Koh, and P. H. Madden. Recursive bisection based mixed block placement. In Proc. Int. Symp. on Physical Design, pages 84-89, 2004.
16. S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi. Optimization by simulated annealing. Science, 220(4598):671-680, May 1983.
17. J. Kleinhans, G. Sigl, F. Johannes, and K. Antreich. GORDIAN: VLSI ' placement by quadratic programming and slicing optimization. IEEE Trans, on Computer-Aided Design of Integrated Circuits'and Systems, 10(3)V356-365, 1991.
18. P. H. Madden. Reporting of standard cell placement results. IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems, 21(2):240-247, February 2002.
19. D. D. Sherlekar. Design considerations for regular fabrics. In Proc. Int. Symp. on Physical Design, pages 97-102, 2004. .
20. W. Swartz and C. Sechen. Timing driven placement for large standard cell circuits. In Proc. Design Automation Conf, pages 211-215, 1995.
21. N. Viswanathan and C. C.-N. Chu. Fastplace: Efficient analytical placement using cell shifting, iterative local refi nement and a hybrid net model. In Proc. Int. Symp. on Physical Design, pages 26-33, 2004.
22. M. Wang, X. Yang, and M. Sarrafzadeh. Dragon2000: Standard-cell placement tool for large industry circuits. In Proc. Int. Conf. on Computer Aided Design, pages 260-263, 2000.