APlace: A general analytic placement framework

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2005, Pages 233-235

  Kahng, Andrew B ^a   Reda, Sherief ^a   Wang, Qinke ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Analytical Placement; Congestion; Mixed Size; Multi Level

Indexed keywords

CONSTRAINT THEORY; TIMING CIRCUITS;

ANALYTICAL PLACEMENT; CONGESTION; MIXED SIZE; MULTI-LEVEL;

INTEGRATED CIRCUITS;

EID: 29144488370     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. J. Gu and X. Huang, "Efficient Local Search with Search Space Smoothing: A Case Study of the Traveling Salesman Problem (TSP)", IEEE Trans. Systems, Man and Cybernetics 24(5) (1994), pp. 728-735.
2. D. Hill, "Method and System for High Speed Detailed Placement of Cells within an Integrated Circuit Design", US Patent 6370673, April 2002.
3. A. B. Kahng and Q. Wang, "Implementation and Extensibility of an Analytic Placer", Proc. Int. Symp. Physical Design, 2004, pp. 18-25.
4. A. B. Kahng and Q. Wang, "An Analytic Placer for Mixed-Size Placement and Timing-Driven Placement", Proc. Int. Conf. Computer Aided Design, 2004, 565-572.
5. A. B. Kahng and Q. Wang, "Implementation and Extensibility of an Analytic Placer", IEEE Trans. Computer Aided Design, to appear.
6. A. B. Kahng and X. Xu, "Accurate Pseudo-Constructive Wirelength and Congestion Estimation", Proc. ACM Int. Workshop on System-Level Interconnect Prediction, April 2003, pp. 61-68.
7. W. Naylor et al., "Non-Linear Optimization System and Method for Wire Length and Delay Optimization for an Automatic Electric Circuit Placer", US Patent 6301693, Oct. 2001.